<!DOCTYPE article PUBLIC "-//NLM//DTD JATS (Z39.96) Journal Archiving and Interchange DTD v1.0 20120330//EN" "JATS-archivearticle1.dtd">
<article xmlns:xlink="http://www.w3.org/1999/xlink">
  <front>
    <journal-meta />
    <article-meta>
      <title-group>
        <article-title>An Increase in Trustworthiness of Result Checking in Arithmetic Components of Embedded Systems</article-title>
      </title-group>
      <contrib-group>
        <aff id="aff0">
          <label>0</label>
          <institution>Odessa National Polytechnic University</institution>
          ,
          <addr-line>Ave. Shevchenko 1, 65044 Odessa</addr-line>
          ,
          <country country="UA">Ukraine</country>
        </aff>
      </contrib-group>
      <pub-date>
        <year>2000</year>
      </pub-date>
      <fpage>0000</fpage>
      <lpage>0003</lpage>
      <abstract>
        <p>The extensive use of embedded systems to process approximate data from sensors in critical, cyber-physical, IoT and other applications orients online testing methods to check the validity of approximate results in arithmetic operations. Traditional methods of on-line testing are designed for exact data, i.e. integer by nature. The development of the data model from exact to approximate form changes the purpose of on-line testing for arithmetic components from fault detection to estimation of trustworthiness of the calculated results. The approximate result contains the most and least significant bits, in which the faults of the digital circuit produces essential and inessential errors with respect to the trustworthiness of the result. As a rule, the approximate calculations are characterized by a low probability of an essential error. Traditional on-line testing methods had high error detection probability and low trustworthiness, which approached the probability of an essential error. We propose a method of on-line testing with simplified operation in checking to increase trustworthiness in conditions of low probability of essential error. The method monitors the result of an operation on a limited set of inputs while maintaining the ability to detect typical array circuit faults in the same way as residue checking. The method uses conditions that restrict the input data and logical operations with them. An error detection circuit has been developed and an example of on-line testing of the iterative array multiplier has been considered. The advantages of the suggested method in trustworthiness compared to residue checking are shown.</p>
      </abstract>
      <kwd-group>
        <kwd>Embedded system</kwd>
        <kwd>Arithmetical components</kwd>
        <kwd>On-line testing</kwd>
        <kwd>Data model</kwd>
        <kwd>Approximate data processing</kwd>
        <kwd>Simplified operation in checking</kwd>
        <kwd>Limiting condition</kwd>
        <kwd>Logic operation</kwd>
        <kwd>Trustworthiness</kwd>
      </kwd-group>
    </article-meta>
  </front>
  <body>
    <sec id="sec-1">
      <title>-</title>
      <p>
        On-line testing plays an important role in maintaining the functionality of the embedded
system by evaluating the results calculated at the outputs of the digital circuits in its
components [
        <xref ref-type="bibr" rid="ref1 ref2">1, 2</xref>
        ]. The embedded systems are widely used thanks to the success in
CAD development, which ensures the rapid design of hardware solutions on
programmable logic, for example, on FPGA (Field Programmable Gate Array) [
        <xref ref-type="bibr" rid="ref3 ref4">3, 4</xref>
        ]. They
become the basis for the development of components for critical applications,
cyber-physical and IoT systems [
        <xref ref-type="bibr" rid="ref5 ref6 ref7">5–7</xref>
        ]. It should be noted that these systems receive initial data
from sensors, i.e. results of measurements that relate to approximate data. On-line
testing tracks the development of embedded systems and also become focused on the
processing of approximate data, which is usually performed in floating-point formats [
        <xref ref-type="bibr" rid="ref8 ref9">8,
9</xref>
        ].
      </p>
      <p>
        The main stage of on-line testing development took place within the model of exact
data, i.e. integer by nature. This model is reflected in the theory and practice of totally
self-checking circuits [
        <xref ref-type="bibr" rid="ref10 ref11">10, 11</xref>
        ]. According to this theory, the purpose of on-line testing
is to detect faults of the digital circuit during basic operations using the first error of the
monitored result [
        <xref ref-type="bibr" rid="ref12 ref13">12, 13</xref>
        ].
      </p>
      <p>
        The orientation of modern embedded systems and information technologies
implemented in them towards the dominance of approximate calculations is not an accident,
but, on the contrary, is of a natural property, which is explained from the perspective
of the resource approach [
        <xref ref-type="bibr" rid="ref14 ref15">14, 15</xref>
        ]. This approach, which considers models, methods and
means as resources to solve problems, analyzes the process of integrating the
humancreated computer world into the natural one. The whole history of development of the
computer world is evidence of its structuring to the peculiarities of the natural world,
among which parallelism and fuzziness have been most evident. This process can be
seen in the development of personal computers, which permanently increase the level
of hardware support for approximate computing, from the Intel 287/387 coprocessor of
optional delivery to several floating-point pipelines in the Pentium family central
processor and several thousand such pipelines in the graphic processor. CUDA technology
provides for their simultaneous use for execution of parallel calculations [
        <xref ref-type="bibr" rid="ref16 ref17">16, 17</xref>
        ]. It
should be noted that such a natural process of personal computer development has
increased productivity from kHz to GHz over 20 years and increased memory from Mb
to Tb, that is, the main indicators have improved millions of times at the same time.
The progress achieved is attributed to following the development vector.
      </p>
      <p>Increased efficiency of on-line testing is also stimulated by its development along
the natural path with increased level of parallelism and fuzziness following the objects
of diagnostics. The purpose of this paper is to show the need to improve the data model,
transforming it from an exact form to an approximate one for the on-line testing of
embedded systems. We suggest to consider the impact that the development of the data
model has on on-line testing in its purpose and the trustworthiness of methods. Section
2 deals with the trustworthiness of on-line testing methods in the context of improved
data models. The high trustworthiness of traditional methods is found to be low within
the approximate data model. Section 3 proposes a method of on-line testing with
simplification of operation in checking to increase trustworthiness of monitoring the results
calculated by embedded systems. The proposed method is shown on the example of
online testing for iterative array multiplier.</p>
    </sec>
    <sec id="sec-2">
      <title>Trustworthiness of on-line testing methods</title>
      <sec id="sec-2-1">
        <title>Impact of the Data Model on the Trustworthiness of the Methods</title>
        <p>
          Approximate data processing shows the insolvency of the on-line testing purpose
declared in the theory of totally self-checking circuits. On-line testing is aimed not at
detection of faults in digital circuits, but at estimation of trustworthiness of calculated
results. These two goals are indistinguishable within a model of exact data. In this case,
the detected error indicates both the fault and the non-reliable result distorted by it [
          <xref ref-type="bibr" rid="ref18">18</xref>
          ].
        </p>
        <p>
          Unlike exact data, the approximate result can be both erroneous and reliable because
it consists of most and least significant bits [
          <xref ref-type="bibr" rid="ref19">19</xref>
          ]. Circuit faults cause errors in these bits
that are respectively essential and inessential to the trustworthiness of the result.
        </p>
        <p>
          In practice, on-line testing distinguishes between objectives developed within exact
and approximate data models. We can see this by detecting a transient fault as a
shortterm self-eliminating fault. Transient fault causes much more often than permanent one
[
          <xref ref-type="bibr" rid="ref20 ref21">20, 21</xref>
          ]. Therefore, the first result error in totally self-checking circuits is typically
caused by a transient fault. The detection of this error is dictated by the desire to assess
the trustworthiness of the result. Fault detection is not important because the circuit will
be serviceable again after the transient fault.
        </p>
        <p>The exact result contains only most significant bits, in which all errors are essential.
The fault detection purpose ignores the difference between essential and inessential
errors because least significant bits and inessential errors are not present within the
exact data model.</p>
        <p>
          The method of on-line testing is as reliable as it correctly assesses the trustworthiness
of the result. Therefore, the trustworthiness of the on-line testing method is determined
by the following formula [
          <xref ref-type="bibr" rid="ref22 ref23">22, 23</xref>
          ]:
        </p>
        <p>T = PE PD + (1 – PE) (1 – PD),
(1)
where PE – probability of an essential error;</p>
        <p>PD – probability of error detection.</p>
        <p>Formula (1) shows a particular case of exact data where all errors are essential and
PE = 1. This is why the trustworthiness of the on-line testing methods is the same for
exact data with the probability of error and fault detection, i.e. T = PD.</p>
        <p>Traditional solutions using totally self-checking circuits provide fault detection from
a given set with PD = 1 probability. In this case, the trustworthiness of traditional
online testing methods, for example residue checking, is determined by the formula (1) as
TТ = PE.</p>
        <p>
          The value of PE probability can be estimated based on the following judgements.
Multiplication is a key operation of approximate calculations because it is used in the
representation of numbers in floating-point formats: (−1) SIGN × B EXPONENT ×
SIGNIFICAND, where B is the base of the number system [
          <xref ref-type="bibr" rid="ref24 ref25">24, 25</xref>
          ]. This is why all
operations with mantissas contain a multiplication operation or its particular case, and
the results of these operations inherit the properties of the product. One of these
properties is to double the size of the product compared to the operand for two-operands
operations. However, the mantissa of the result must inherit the mantissa size of the
operand. It leads to rejection of a younger half of the calculated result and reduction of
PE probability twice that limits it to the PE ≤ 0.5 level. Renormalization and
normalization operations performed with operands and results further reduce the PE probability
for the results of all previous and subsequent operations, respectively. Indeed, the
renormalization of operands is performed with the alignment of the exponent and the loss of
the lower bits in the mantissa of the operand with the smaller exponent. However, these
bits were most significant in the results of all previous operations. Errors in ejected bits
become inessential. Normalization of the result reduces the number of most significant
bits in its representation and in the results of all the following operations, also reducing
the PE probability of an essential error [
          <xref ref-type="bibr" rid="ref26 ref27">26, 27</xref>
          ].
        </p>
        <p>Thus, the TТ trustworthiness of traditional methods is as low as the PE probability.
Their high PD probability is mainly used to detect the most frequently occurring
inessential errors, i.e. to reject erroneous but reliable results.
2.2</p>
      </sec>
      <sec id="sec-2-2">
        <title>Improving the Trustworthiness of On-Line Testing Methods</title>
        <p>Analysis of formula (1) shows that the trustworthiness T = 0.5 if at least one of the PE
or PD parameters takes such a value, i.e. PE = 0.5 or PD = 0.5.</p>
        <p>Trustworthiness T &gt; 0.5 is achieved if both parameters PE and PD are on one side of
value 0.5, i.e. in two cases, which determine two ways to increase trustworthiness of
on-line testing methods:
1) PE &gt; 0.5 and PD &gt; 0.5;
2) PE &lt; 0.5 and PD &lt; 0.5.</p>
        <p>Note that formula (1) is symmetric, i.e. it does not change when the PE and PD
parameters are changed. However, these parameters play a different role in it: the PE
probability of an essential error characterizes the object of diagnosis, and the PD probability
of error detection – the method of on-line testing. Thus, the task for the on-line testing
is determined on the basis of the required trustworthiness T and the characteristic PE of
the diagnostic object. By these parameters, the PD probability of error detection is
determined according to formula (1) as follows:</p>
        <p>PD = (T + PE – 1) / (2PE – 1),
(2)</p>
        <p>The value of PD probability obtained in formula (2) is used to select the on-line
testing method.</p>
        <p>
          The first way to increase the trustworthiness of on-line testing methods is only
possible in the case of PE &gt; 0.5, which is excluded when performing complete arithmetic
operations. The truncated operations calculate the result, which is twice or almost twice
as short as the complete [
          <xref ref-type="bibr" rid="ref28 ref29">28, 29</xref>
          ].
        </p>
        <p>For example, the truncated multiplication of n-bit operands defines the (n + log2
n)bit product. In this case, the probability of an essential error can be estimated as
PE = n / (n + log2 n). The probability is PE = 0.86 and PE = 0.91 for n = 32 and n = 64,
respectively.</p>
        <p>
          The first way is implemented in the residue checking of truncated operations [
          <xref ref-type="bibr" rid="ref30 ref31">30,
31</xref>
          ]. In addition, the truncated operations can be checked with the limitations imposed
on the normalized numbers by floating-point formats [
          <xref ref-type="bibr" rid="ref32 ref33">32, 33</xref>
          ]. These constraints are the
basis for checking methods by inequalities [
          <xref ref-type="bibr" rid="ref34">34</xref>
          ].
        </p>
        <p>The advantage of these methods is increased trustworthiness with a high probability
of error detection.</p>
        <p>However, even truncated operations do not guarantee a high probability PE of an
essential error due to its halving after each multiplication and during
normalization / renormalization operations. For example, if the operation follows X
multiplication operations and Y addition operations, each of which shifts the operand to the right
by n / 4 positions with loss of n / 4 least significant bits, the PE probability may be
reduced to a value 0.5 X (0.75) Y PE, i.e. up to 0.38 PE and 0.14 PE in the case of X = Y = 1
and X = Y = 2, respectively.</p>
        <p>Thus, the case of PE &lt;&lt; 0.5 is most typical for on-line testing of floating-point
arithmetic operations just as the second path becomes the main one in improving
trustworthiness.
3</p>
      </sec>
    </sec>
    <sec id="sec-3">
      <title>Method of on-line testing with simplification of operation in checking</title>
      <p>3.1</p>
      <sec id="sec-3-1">
        <title>Basic Provisions of the Method</title>
        <p>
          We offer a method of on-line testing, which increases its trustworthiness along the
second path for diagnostic objects with probability PE &lt; 0.5. In this case, the probability
of error detection should also be low, i.e. PD &lt; 0.5. Reduction of PD probability is
achieved by execution of checking for operation simplified by its consideration on
limited set of input data [
          <xref ref-type="bibr" rid="ref35">35</xref>
          ]. For example, multiplication A × B can be checked as a
simpler squaring operation on a set of inputs satisfying the following condition: A = B.
        </p>
        <p>The method lowers the PD probability to a δ PD value, where the reduction
coefficient can be estimated as δ = H / G, where H and G are the size of the limited and of
the total set of input data, respectively.</p>
        <p>
          The main requirement for the proposed method is to detect errors caused by typical
faults of monitored arithmetic units. A set of such faults can be determined based on
the capability of the residue checking modulo-three method, i.e. the proposed method
should detect errors produced by all faults F that are detected by the modulo-three
checking. This method is chosen as a reference in detecting of a set of faults based on
our experiments. We have developed a program model of the Brown multiplier [
          <xref ref-type="bibr" rid="ref36">36</xref>
          ]
with the introduction of a fault of a short circuit between two points in the scheme of a
randomly selected operational element. This fault is characteristic of matrix structures
[
          <xref ref-type="bibr" rid="ref37">37</xref>
          ]. The simulation showed that modulo-three checking detects the first error caused
by any such fault. Note that many of these faults contain all stuck-at faults, which are
considered to be the closure of circuit points to a level of logical zero or one. The
addition schemes show the same effect.
        </p>
        <p>The basis of the proposed method is conditions limiting the number of test words,
i.e. input words, on which the result of the operation is monitored. To store the F set of
faults, conditions are generated based on the modulo-three casting out operation.</p>
        <p>The modulo-three residue takes 4 values: 1 = 012, 2 = 102, +0 = 002 and –0 = 112. In
the theory of totally self-checking circuits, codes 012 and 102 are called allowed and
codes 002 and 112 are called forbidden.</p>
        <p>Definition. Conditions that restrict the result of an operation equally or differently
are called dependent and independent, respectively.</p>
        <p>For example, for the A × B = V multiplication operation, conditions A mod 3 = 0 and
B mod 3 = 0 are dependent because they equally limit the complete product: V mod
3 = 0. The product can be presented by the older VH and the younger VL half. The older
VH part is a rounded result. The younger VL part is discarded. Thus, the condition
VL mod 3 = 0 is independent with respect to the first two conditions.</p>
        <p>Multiple conditions require you to define the logical operations to perform with
them. For example, the dependent conditions considered may be executed
simultaneously:
or at least one of them:
or only one of them:
(A mod 3 = 0) AND (B mod 3 = 0)
(A mod 3 = 0) OR (B mod 3 = 0)
(A mod 3 = 0) XOR (B mod 3 = 0).</p>
        <p>It should be noted that each of the dependent conditions considered limits the set of
test words as H = G / 3, which determines the coefficient δ = 1 / 3.</p>
        <p>The logical operations AND, OR, and XOR define a coefficient δ to the operations
with the sets:</p>
        <p>δ AND = 1 / 3 × 1 / 3 = 1 / 9 ≈ 11.1%;
δ OR = 1 / 3 + 1 / 3 – δ AND = 5 / 9 ≈ 55.6%;
δ XOR = 1 / 3 + 1 / 3 – 2δ AND = 4 / 9 ≈ 44.4%.</p>
        <p>The logical operations used must retain the F set of faults. Analysis of two-operands
logical operations has highlighted two such operations for dependent conditions: OR,
XOR, and one operation for independent conditions: AND.</p>
        <p>A complete condition that combines logical operations with all dependent and
independent conditions used determines a set of all test words. The result constraints define
a condition for monitoring it on this set. The reduction coefficient δ of PD probability
is formed by selecting conditions and logical operations thereon.</p>
        <p>The minimum value of the δ coefficient may be limited to the allowable fault
detection time (number of cycles), which may be estimated as τ = ln 2 / PD. If the probability
of error detection decreases compared to residue checking, the reduced probability is
the same as the δ coefficient, i.e. the monitoring is performed with the probability
PD = δ.
3.2</p>
      </sec>
      <sec id="sec-3-2">
        <title>Error Detection Circuit</title>
        <p>The suggested method monitors the result at the output of the arithmetic unit
according to the error detection circuit shown in Fig. 1.</p>
        <sec id="sec-3-2-1">
          <title>OPERANDS</title>
        </sec>
        <sec id="sec-3-2-2">
          <title>ARITHMETICAL UNIT BI CI</title>
        </sec>
        <sec id="sec-3-2-3">
          <title>RESULT BC CC BR</title>
          <p>CR</p>
          <p>The circuit contains a test word identification block BI, a result checking block BC, and
a check code generating block BR. The BI block analyzes the operands and generates
the CI code of inverse identification of a test word. This code takes the forbidden values
002 or 112 if the operands form a test word and allowed values 012 or 102 otherwise.
The BC block verifies the result according to the condition for its monitoring and
generates a result check code CC which receives the forbidden values 002 or 112 in case of
condition violation and the allowed values 012 or 102 otherwise. The BR block receives
the CI and CC codes and generates a CR check code that receives the forbidden values
002 or 112 if both the CI and CC codes receive the forbidden values 002 or 112 and the
allowed values otherwise.</p>
          <p>The BI block allows monitoring of the result by the forbidden values 002 or 112 so
that the fault of the short circuit between the bits of the CI code does not cause blocking
of the monitoring circuit.</p>
          <p>Dependent and independent conditions for operands and condition for monitoring
the results are realized using modulo-three casting out unit, which are totally
selfchecking, i.e. show their own faults.</p>
          <p>Logical operations with allowed and forbidden condition codes can be performed in
functional-complete basis of operations: AND, NOT or OR, NOT.</p>
          <p>
            The AND logic operation with the allowed codes is performed on a totally
selfchecking Carter element, which is a modulo-three multiplier [
            <xref ref-type="bibr" rid="ref38 ref39">38, 39</xref>
            ]. Allowed values
012 and 102 are not zero. Therefore, the modulo-three multiplication result takes the
allowed value, i.e., not equal to zero, in that and only if all the multipliers are not zero
and are therefore allowed values.
          </p>
          <p>The OR logic operation with the forbidden values 002 or 112 is also performed on a
modulo-three multiplier. The modulo-three multiplication result takes a forbidden
value of zero if at least one of the multipliers is zero, i.e. is a forbidden value.</p>
          <p>The NOT logical operation converts allowed codes to forbidden ones and vice versa.
The circuit implementing this operation contains one inverter inverting one of the bits
of the converted code.</p>
        </sec>
      </sec>
      <sec id="sec-3-3">
        <title>Monitoring of an Iterative Array Multiplier</title>
        <p>The application of the method can be illustrated by an example of an iterative array
matrix multiplier monitoring that performs a complete operation with 8-bit operand
codes A{1, …, 8}, B{1, …, 8} and calculates the V{1, …, 16} product. The old half
V{1, …, 8} of the product is the result. The PD probability is set at 9% – 10%.</p>
        <p>A method can use two dependent conditions and an OR operation with them:
(A{1, …, 8} mod 3 = 0) OR (B{1, …, 8} mod 3 = 0).</p>
        <p>In addition, the lower part of the product V{9, …, 16} can be used to create
independent conditions, for example:</p>
        <p>V{9, 10} mod 3 = 0;
V{11, …, 16} mod 3 = 0.</p>
        <p>V{1, …, 8} mod 3 = 0.</p>
        <p>An AND operation is performed with all mutually independent conditions. The
condition for result monitoring takes into account the constraints imposed by dependent
and independent conditions by the following formula:</p>
        <sec id="sec-3-3-1">
          <title>The error detection circuit is shown in Fig. 2 M 1.1 M 1.2</title>
          <p>KA</p>
          <p>KB
A{1, …, 8}
B{1, …, 8}</p>
          <p>V{9, 10}
V{11, …, 16}</p>
          <p>M 1.3
V{1, …, 8}</p>
          <p>M 2</p>
          <p>BC</p>
          <p>OR
1.4
AND
1.5
CC</p>
          <p>AND
1.6</p>
          <p>BI</p>
          <p>CI</p>
          <p>BF
AND
3</p>
          <p>CR</p>
          <p>The diagram contains modulo-three casting out units М 1.1 - 1.3 and 2, OR unit 1.4,
AND units 1.5, 1.6 and 3.</p>
          <p>Units M 1.1 and 1.2 calculate dependent condition codes: KA = A{1, …, 8} mod 3
and KB = B{1, …, 8} mod 3. The OR 1.4 unit performs an OR operation with the KA
and KB codes as forbidden values and calculates the KA OR B result in the form of allowed
values at the inverse output. The M 1.3 unit calculates the
KV11, …, 16 = V{11, …, 16} mod 3 code of the independent condition
V{11, …, 16} mod 3 = 0. The AND 1.5 and 1.6 units carry out the operations AND
with KV19, 10 = V{10, 10} mod 3 = V{9, 10}, KV11, …, 16 and KA OR B codes of
independent conditions and calculate the CI code at the output of the BI block.</p>
          <p>The M 2 unit calculates the CС = V{11, …, 16} mod 3 code of conditions for the
result and transfers it to the output of block BC.</p>
          <p>The AND 3 unit receives the CI and CC codes to the inverse inputs and performs
AND operation with the allowed values. The result of the operation is generated at the
inverse output of the unit and is transferred to the output of the BF block and the circuit
as the CR code. Forbidden CR code values indicate an error detection on the test word.
Allowed values are generated if the correct result is calculated on the check word, or if
the input word is not a test word.</p>
          <p>The PD probability is estimated taking into account the probability of performance
of the dependent and independent conditions, as well as logical operations with them
according to the following formula:</p>
          <p>PD = δ = AND (OR (δKA, δ KB), δKV{9, 10}, δKV{11, …, 16}),
(3)
где δKX = X1 / X2, X1 and X2 – number of multiple values and all code values KX;
δKA = δKB = 84 / 256; δKV{9, 10} = 2 / 4; δKV{11, …, 16} = 22 / 64;
δOR = OR (δKA, δKB) = δKA + δKB - δKA × δKB;
δ = AND (δOR, δKV{9, 10}, δKV{11, …, 16}) = δOR × δKV{9, 10} × δKV{11, …, 16}.</p>
          <p>Formula (3) determines the PD = 9.4% probability. In this case, the trustworthiness of
the proposed method is represented by the formula (1) as TS = 0.094 PE + 0.906 (1 – PE).</p>
          <p>Fig. 3 shows diagrams of the trustworthiness of the proposed method and the
traditional solution (on the example of modulo-three residue checking) versus the PE
probability of an essential error.</p>
          <p>90
80
70
60
50
40
30
20
10
0
0,05
0,1
0,15
0,2
0,25
0,3
0,35
0,4
0,45
0,5</p>
          <p>PE
TS</p>
          <p>TT
Fig. 3. Trustworthiness of suggested method and residue checking.
Embedded systems are most commonly used to handle approximate sensor data in
critical applications, cyber-physical structures, and IoT solutions. Under these conditions,
the on-line testing should also be oriented to approximate calculations.</p>
          <p>Traditional on-line testing methods developed within the exact data model lose
effectiveness in the trustworthiness of approximate result monitoring.</p>
          <p>The proposed method of on-line testing with simplification of check operation is
developed for the most frequent case of low probability of essential error in
approximate data processing.</p>
          <p>The method performs monitoring the operation result on a limited set of input data
without reducing the set of faults detected by the traditional residue checking method.
The proposed method shows an advantage in trustworthiness over residue checking.
This advantage increases with reduced probability of essential error.
41. Intel Quartus Prime Standard Edition User Guide: Getting Started. Available at:
https://www.intel.com/content/dam/www/programmable/us/en/pdfs/literature/ug/ug-qpsgetting-started.pdf</p>
        </sec>
      </sec>
    </sec>
  </body>
  <back>
    <ref-list>
      <ref id="ref1">
        <mixed-citation>
          1.
          <string-name>
            <surname>Nicolaidis</surname>
            ,
            <given-names>M.</given-names>
          </string-name>
          ,
          <string-name>
            <surname>Zorian</surname>
            ,
            <given-names>Y.</given-names>
          </string-name>
          :
          <article-title>On-Line Testing for VLSI - a Compendium of Approaches. Electronic Testing: Theory and Application (JETTA)</article-title>
          . Vol.
          <volume>12</volume>
          ,
          <fpage>7</fpage>
          -
          <lpage>20</lpage>
          (
          <year>1998</year>
          )
        </mixed-citation>
      </ref>
      <ref id="ref2">
        <mixed-citation>
          2.
          <string-name>
            <surname>Coppad</surname>
            ,
            <given-names>D.</given-names>
          </string-name>
          ,
          <string-name>
            <surname>Sokolov</surname>
            ,
            <given-names>D.</given-names>
          </string-name>
          ,
          <string-name>
            <surname>Bystrov</surname>
            ,
            <given-names>A.</given-names>
          </string-name>
          ,
          <string-name>
            <surname>Yakovlev</surname>
            ,
            <given-names>A.</given-names>
          </string-name>
          :
          <article-title>Online Testing by Protocol Decomposition</article-title>
          .
          <source>In: Proc. of 12th IEEE International On-Line Testing Symposium</source>
          , pp.
          <fpage>263</fpage>
          -
          <lpage>268</lpage>
          , Como, Italy (
          <year>2006</year>
          ).
        </mixed-citation>
      </ref>
      <ref id="ref3">
        <mixed-citation>
          3.
          <string-name>
            <surname>Intel FPGA Integer Arithmetic IP Cores User</surname>
            <given-names>Guide</given-names>
          </string-name>
          , [Online]. Available: https://www.intel. com/content/www/us/en/programmable/docum entation/sam1395330298052.html
        </mixed-citation>
      </ref>
      <ref id="ref4">
        <mixed-citation>
          4.
          <string-name>
            <surname>Palagin</surname>
            ,
            <given-names>A.</given-names>
          </string-name>
          ,
          <string-name>
            <surname>Opanasenko</surname>
            ,
            <given-names>V.</given-names>
          </string-name>
          :
          <article-title>The implementation of extended arithmetic's on FPGA-based structures</article-title>
          .
          <source>In: Proc. of the 9th IEEE International Conference on Intelligent Data Acquisition and Advanced Computing Systems: Technology and Applications</source>
          , IDAACS'
          <year>2017</year>
          , vol.
          <volume>2</volume>
          , pp.
          <fpage>1014</fpage>
          -
          <lpage>1019</lpage>
          , Bucharest, Romania (
          <year>2017</year>
          .
        </mixed-citation>
      </ref>
      <ref id="ref5">
        <mixed-citation>
          5.
          <string-name>
            <surname>Drozd</surname>
            ,
            <given-names>O.</given-names>
          </string-name>
          ,
          <string-name>
            <surname>Antoniuk</surname>
            ,
            <given-names>V.</given-names>
          </string-name>
          ,
          <string-name>
            <surname>Nikul</surname>
            ,
            <given-names>V.</given-names>
          </string-name>
          ,
          <string-name>
            <surname>Drozd</surname>
            ,
            <given-names>M.:</given-names>
          </string-name>
          <article-title>Hidden faults in FPGA-built digital components of safety-related systems</article-title>
          .
          <source>In Proc. of the 14th International Conference “TCSET</source>
          '2018 Conference “
          <article-title>Modern problems of radio engineering, telecommunications</article-title>
          and computer science, pp.
          <fpage>805</fpage>
          -
          <lpage>809</lpage>
          , Lviv-Slavsko,
          <source>Ukraine</source>
          (
          <year>2018</year>
          ). DOI:
          <volume>10</volume>
          .1109/TCSET.
          <year>2018</year>
          .8336320
        </mixed-citation>
      </ref>
      <ref id="ref6">
        <mixed-citation>
          6.
          <string-name>
            <surname>Hahanov</surname>
            ,
            <given-names>V.</given-names>
          </string-name>
          ,
          <string-name>
            <surname>Litvinova</surname>
            ,
            <given-names>E.</given-names>
          </string-name>
          ,
          <string-name>
            <surname>Chumachenko</surname>
            ,
            <given-names>S.</given-names>
          </string-name>
          :
          <article-title>Cyber Physical Computing for IoT-</article-title>
          driven Services. Springer International Publishing, (
          <year>2017</year>
          ).
        </mixed-citation>
      </ref>
      <ref id="ref7">
        <mixed-citation>
          7.
          <string-name>
            <surname>Kondratenko</surname>
            ,
            <given-names>Y.</given-names>
          </string-name>
          ,
          <string-name>
            <surname>Kondratenko</surname>
            ,
            <given-names>G.</given-names>
          </string-name>
          ,
          <article-title>Sidenko, I. Multi-criteria decision making for selecting a rational IoT platform</article-title>
          .
          <source>Proceedings of 2018 IEEE 9th International Conference on Dependable Systems, Services and Technologies</source>
          ,
          <string-name>
            <surname>DESSERT</surname>
          </string-name>
          <year>2018</year>
          , pp.
          <fpage>147</fpage>
          -
          <lpage>152</lpage>
          , Kiev, Ukraine (
          <year>2018</year>
          ).
        </mixed-citation>
      </ref>
      <ref id="ref8">
        <mixed-citation>
          8. Synopsys, “
          <article-title>DWFC Flexible Floating Point Overview</article-title>
          ,” no.
          <source>August</source>
          , pp.
          <fpage>1</fpage>
          -
          <lpage>6</lpage>
          (
          <year>2016</year>
          )
        </mixed-citation>
      </ref>
      <ref id="ref9">
        <mixed-citation>
          9. Xilinx, “
          <article-title>LogiCORE IP floating-point operator v7.0, product guide, PG060,” www</article-title>
          .xilinx.com/support/documentation,
          <year>2014</year>
          .
        </mixed-citation>
      </ref>
      <ref id="ref10">
        <mixed-citation>
          10.
          <string-name>
            <surname>Anderson</surname>
            ,
            <given-names>D. A.</given-names>
          </string-name>
          ,
          <string-name>
            <surname>Metze</surname>
            ,
            <given-names>G.</given-names>
          </string-name>
          :
          <article-title>Design of Totally Self-Checking Circuits for n-out-of-m Codes</article-title>
          .
          <source>IEEE Trans. on Computers</source>
          , vol. C-
          <volume>22</volume>
          ,
          <fpage>263</fpage>
          -
          <lpage>269</lpage>
          (
          <year>1973</year>
          ).
        </mixed-citation>
      </ref>
      <ref id="ref11">
        <mixed-citation>
          11.
          <string-name>
            <surname>Diaz</surname>
            ,
            <given-names>M.</given-names>
          </string-name>
          ,
          <string-name>
            <surname>Azema</surname>
            ,
            <given-names>P.</given-names>
          </string-name>
          ,
          <string-name>
            <surname>Ayache</surname>
            ,
            <given-names>J. M.</given-names>
          </string-name>
          :
          <article-title>Unified Design of Self-Checking and Fail-Safe Combinational Circuits and Sequential Machines</article-title>
          .
          <source>IEEE Trans. Computers</source>
          , vol. C-
          <volume>28</volume>
          ,
          <fpage>276</fpage>
          -
          <lpage>281</lpage>
          , (
          <year>1979</year>
          ).
        </mixed-citation>
      </ref>
      <ref id="ref12">
        <mixed-citation>
          12.
          <string-name>
            <surname>Metra</surname>
            ,
            <given-names>C.</given-names>
          </string-name>
          ,
          <string-name>
            <surname>Schiano</surname>
            ,
            <given-names>L.</given-names>
          </string-name>
          ,
          <string-name>
            <surname>Favalli</surname>
            ,
            <given-names>M.</given-names>
          </string-name>
          ,
          <string-name>
            <surname>Ricco</surname>
            ,
            <given-names>B.</given-names>
          </string-name>
          :
          <article-title>SelfChecking scheme for the on-line testing of power supply noise</article-title>
          .
          <source>In: Proc. of Design</source>
          , Automation and Test in Europe Conference, pp.
          <fpage>832</fpage>
          -
          <lpage>836</lpage>
          , Paris, France (
          <year>2002</year>
          ).
        </mixed-citation>
      </ref>
      <ref id="ref13">
        <mixed-citation>
          13.
          <string-name>
            <surname>Kubalik</surname>
            ,
            <given-names>P.</given-names>
          </string-name>
          , Fisher,
          <string-name>
            <given-names>P.</given-names>
            ,
            <surname>Kubatova</surname>
          </string-name>
          , H.:
          <article-title>Fault tolerant system design method based on selfchecking circuits</article-title>
          .
          <source>In: Proc. 12th IEEE International On-Line Testing Symposium</source>
          , pp.
          <fpage>185</fpage>
          -
          <lpage>186</lpage>
          , Como, Italy (
          <year>2006</year>
          ).
        </mixed-citation>
      </ref>
      <ref id="ref14">
        <mixed-citation>
          14.
          <string-name>
            <surname>Drozd</surname>
            ,
            <given-names>J.</given-names>
          </string-name>
          ,
          <string-name>
            <surname>Drozd</surname>
            ,
            <given-names>A.</given-names>
          </string-name>
          ,
          <string-name>
            <surname>Antoshchuk</surname>
            ,
            <given-names>S.</given-names>
          </string-name>
          :
          <article-title>Green IT engineering in the view of resource-based approach</article-title>
          . In: Kharchenko,
          <string-name>
            <given-names>V.</given-names>
            ,
            <surname>Kondratenko</surname>
          </string-name>
          ,
          <string-name>
            <given-names>Y.</given-names>
            ,
            <surname>Kacprzyk</surname>
          </string-name>
          ,
          <string-name>
            <surname>J</surname>
          </string-name>
          . (eds.) Green IT Engineering:
          <article-title>Concepts, Models, Complex Systems Architectures, Studies in Systems, Decision and Control</article-title>
          , vol.
          <volume>74</volume>
          , pp.
          <fpage>43</fpage>
          -
          <lpage>65</lpage>
          . Springer International Publishing, Heidelberg (
          <year>2017</year>
          ). doi:
          <volume>10</volume>
          .1007/978-3-
          <fpage>319</fpage>
          -44162-
          <issue>7</issue>
          _
          <fpage>3</fpage>
        </mixed-citation>
      </ref>
      <ref id="ref15">
        <mixed-citation>
          15.
          <string-name>
            <surname>Drozd</surname>
            ,
            <given-names>O.</given-names>
          </string-name>
          ,
          <string-name>
            <surname>Kharchenko</surname>
            ,
            <given-names>V.</given-names>
          </string-name>
          ,
          <string-name>
            <surname>Rucinski</surname>
            ,
            <given-names>A.</given-names>
          </string-name>
          ,
          <string-name>
            <surname>Kochanski</surname>
            ,
            <given-names>T.</given-names>
          </string-name>
          ,
          <string-name>
            <surname>Garbos</surname>
            ,
            <given-names>R.</given-names>
          </string-name>
          ,
          <string-name>
            <surname>Maevsky</surname>
            ,
            <given-names>D.</given-names>
          </string-name>
          :
          <article-title>Development of Models in Resilient Computing</article-title>
          .
          <source>In: Proc. of 9th IEEE International Conference on Dependable Systems, Services and Technologies (DESSERT'2019)</source>
          , pp.
          <fpage>2</fpage>
          -
          <lpage>7</lpage>
          , Leeds, UK (
          <year>2019</year>
          ). DOI:
          <volume>10</volume>
          .1109/DESSERT.
          <year>2019</year>
          .8770035
        </mixed-citation>
      </ref>
      <ref id="ref16">
        <mixed-citation>
          16.
          <string-name>
            <surname>Andrecut</surname>
            ,
            <given-names>M.</given-names>
          </string-name>
          :
          <article-title>Parallel GPU implementation of iterative PCA algorithms</article-title>
          .
          <source>Journal of Computational Biology</source>
          , vol.
          <volume>16</volume>
          , no.
          <issue>11</issue>
          , pp.
          <fpage>1593</fpage>
          -
          <lpage>1599</lpage>
          (
          <year>2009</year>
          ). Online. [Available]: http://dx.doi.org/10.1089/cmb.
          <year>2008</year>
          .0221
        </mixed-citation>
      </ref>
      <ref id="ref17">
        <mixed-citation>
          17.
          <string-name>
            <surname>NVIDIA CUDA Compute Unified Device Architecture</surname>
          </string-name>
          .
          <source>Programming Guide / Version 1</source>
          .0,
          <string-name>
            <given-names>NVIDIA</given-names>
            <surname>Corporation</surname>
          </string-name>
          (
          <year>2007</year>
          ).
        </mixed-citation>
      </ref>
      <ref id="ref18">
        <mixed-citation>
          18.
          <string-name>
            <surname>Drozd</surname>
            ,
            <given-names>J.</given-names>
          </string-name>
          ,
          <string-name>
            <surname>Drozd</surname>
            ,
            <given-names>A.</given-names>
          </string-name>
          , Al-dhabi, M.:
          <article-title>A resource approach to on-line testing of computing circuits</article-title>
          .
          <source>In: Proc. IEEE East-West Design &amp; Test Symposium</source>
          , pp.
          <fpage>276</fpage>
          -
          <lpage>281</lpage>
          , Batumi, Georgia (
          <year>2015</year>
          ). DOI:
          <volume>10</volume>
          .1109/EWDTS.
          <year>2015</year>
          .7493122
        </mixed-citation>
      </ref>
      <ref id="ref19">
        <mixed-citation>
          19.
          <string-name>
            <surname>Kekre</surname>
            ,
            <given-names>H.B.</given-names>
          </string-name>
          ,
          <string-name>
            <surname>Mishra</surname>
            ,
            <given-names>D.</given-names>
          </string-name>
          ,
          <string-name>
            <surname>Khanna</surname>
            ,
            <given-names>R.</given-names>
          </string-name>
          ,
          <string-name>
            <surname>Khanna</surname>
            ,
            <given-names>S.</given-names>
          </string-name>
          ,
          <string-name>
            <surname>Hussaini</surname>
            <given-names>A.</given-names>
          </string-name>
          :
          <article-title>Comparison between the basic LSB Replacement Technique &amp; Increased Capacity of Information Hiding in LSB‟s Method for Images</article-title>
          .
          <source>International Journal of Computer Applications</source>
          .
          <volume>45</volume>
          , No.
          <volume>1</volume>
          ,
          <fpage>33</fpage>
          -
          <lpage>38</lpage>
          (
          <year>2012</year>
          ).
        </mixed-citation>
      </ref>
      <ref id="ref20">
        <mixed-citation>
          20.
          <string-name>
            <surname>Pizza</surname>
            ,
            <given-names>M.</given-names>
          </string-name>
          ,
          <string-name>
            <surname>Strigini</surname>
            ,
            <given-names>L.</given-names>
          </string-name>
          ,
          <string-name>
            <surname>Bondavalli</surname>
            ,
            <given-names>A.</given-names>
          </string-name>
          ,
          <string-name>
            <surname>Di Giandomenico</surname>
            ,
            <given-names>F.</given-names>
          </string-name>
          <article-title>Optimal discrimination between transient and permanent faults</article-title>
          .
          <source>In: 3rd IEEE High Assurance System Engineering Symposium</source>
          , pp.
          <fpage>214</fpage>
          -
          <lpage>223</lpage>
          , Bethesda,
          <string-name>
            <surname>MD</surname>
          </string-name>
          , USA (
          <year>1998</year>
          ).
        </mixed-citation>
      </ref>
      <ref id="ref21">
        <mixed-citation>
          21.
          <string-name>
            <surname>Favalli</surname>
            ,
            <given-names>M.</given-names>
          </string-name>
          ,
          <string-name>
            <surname>Metra</surname>
            ,
            <given-names>S.</given-names>
          </string-name>
          :
          <article-title>Problems due to Open Faults in the Interconnections of Self-Checking Data Path</article-title>
          .
          <source>In: Proc. of IEEE Design, Aut. and Test in Europe</source>
          , pp.
          <fpage>612</fpage>
          -
          <lpage>617</lpage>
          , Paris, France (
          <year>2002</year>
          ).
        </mixed-citation>
      </ref>
      <ref id="ref22">
        <mixed-citation>
          22.
          <string-name>
            <surname>Drozd</surname>
            ,
            <given-names>A.</given-names>
          </string-name>
          ,
          <string-name>
            <surname>Lobachev</surname>
            ,
            <given-names>M.</given-names>
          </string-name>
          ,
          <string-name>
            <surname>Drozd</surname>
            ,
            <given-names>J.:</given-names>
          </string-name>
          <article-title>The problem of on-line testing methods in approximate data processing</article-title>
          .
          <source>In: Proc. of 12th IEEE International On-Line Testing Symposium</source>
          ,
          <fpage>251</fpage>
          -
          <lpage>256</lpage>
          , Como, Italy (
          <year>2006</year>
          ). DOI:
          <volume>10</volume>
          .1109/IOLTS.
          <year>2006</year>
          .61
        </mixed-citation>
      </ref>
      <ref id="ref23">
        <mixed-citation>
          23.
          <string-name>
            <surname>Drozd</surname>
            ,
            <given-names>A.</given-names>
          </string-name>
          ,
          <string-name>
            <surname>Antoshchuk</surname>
            ,
            <given-names>S.:</given-names>
          </string-name>
          <article-title>New on-line testing methods for approximate data processing in the computing circuits</article-title>
          .
          <source>In: 6th IEEE International Conference on Intelligent Data Acquisition and Advanced Computing Systems: Technology and Applications</source>
          , pp.
          <fpage>291</fpage>
          -
          <lpage>294</lpage>
          , Prague, Czech Republic (
          <year>2011</year>
          ). DOI:
          <volume>10</volume>
          .1109/idaacs.
          <year>2011</year>
          .6072759
        </mixed-citation>
      </ref>
      <ref id="ref24">
        <mixed-citation>
          24. ANSI/IEEE Std 754
          <article-title>-1985</article-title>
          .
          <article-title>IEEE Standard for Binary Floating-Point Arithmetic (</article-title>
          <year>1985</year>
          )
        </mixed-citation>
      </ref>
      <ref id="ref25">
        <mixed-citation>
          25. IEEE Std 754™
          <article-title>-2008 (Revision of IEEE Std 754-1985) IEEE Standard for Floating-Point Arithmetic</article-title>
          . IEEE 3 Park Avenue New York, NY 10016-5997, USA (
          <year>2008</year>
          )
        </mixed-citation>
      </ref>
      <ref id="ref26">
        <mixed-citation>
          26.
          <string-name>
            <surname>Castillo</surname>
            ,
            <given-names>A.</given-names>
          </string-name>
          :
          <article-title>Design of single precision float adder (32-bit numbers) according to IEEE 754 Standard using VHDL</article-title>
          .
          <source>In: Master Thesis</source>
          . Slovenská Technická Univerzita, Bratislava, Slovak Republic, (
          <year>2012</year>
          ).
        </mixed-citation>
      </ref>
      <ref id="ref27">
        <mixed-citation>
          27.
          <string-name>
            <surname>Ehliar</surname>
            ,
            <given-names>A.</given-names>
          </string-name>
          :
          <article-title>Area efficient floating-point adder and multiplier with IEEE754 compatible semantics</article-title>
          .
          <source>In: Proc. of International Conference on Field-Programmable Technology</source>
          , pp.
          <fpage>131</fpage>
          -
          <lpage>138</lpage>
          (
          <year>2014</year>
          ).
        </mixed-citation>
      </ref>
      <ref id="ref28">
        <mixed-citation>
          28.
          <string-name>
            <surname>Park</surname>
          </string-name>
          , H.:
          <article-title>Truncated Multiplications and Divisions for the Negative Two's Complement Number System</article-title>
          .
          <source>In: Ph.D. Dissertation</source>
          . The University of Texas at Austin, Austin, USA (
          <year>2007</year>
          )
        </mixed-citation>
      </ref>
      <ref id="ref29">
        <mixed-citation>
          29.
          <string-name>
            <surname>Garofalo</surname>
          </string-name>
          , V.:
          <article-title>Truncated Binary Multipliers with Minimum Mean Square Error: Analytical Characterization, Circuit Implementation and Applications</article-title>
          .
          <source>In: Ph.D. Dissertation</source>
          , University of Studies of Naples “Federico II”, Naples, Italy (
          <year>2008</year>
          )
        </mixed-citation>
      </ref>
      <ref id="ref30">
        <mixed-citation>
          30.
          <string-name>
            <surname>Drozd</surname>
            ,
            <given-names>A.V.</given-names>
          </string-name>
          ,
          <string-name>
            <surname>Lobachev</surname>
            ,
            <given-names>M.V.</given-names>
          </string-name>
          ,
          <string-name>
            <surname>Hassonah</surname>
            ,
            <given-names>W.</given-names>
          </string-name>
          :
          <article-title>Hardware check of Arithmetic Devices with Abridged Execution of Operations</article-title>
          .
          <source>In: the European Design &amp; Test Conference (ED &amp; TC 96)</source>
          , p.
          <fpage>611</fpage>
          , Paris, France (
          <year>1996</year>
          ).
        </mixed-citation>
      </ref>
      <ref id="ref31">
        <mixed-citation>
          31.
          <string-name>
            <surname>Drozd</surname>
            ,
            <given-names>A.</given-names>
          </string-name>
          ,
          <string-name>
            <surname>Lobachev</surname>
            ,
            <given-names>M.:</given-names>
          </string-name>
          <article-title>Efficient On-line Testing Method for Floating-Point Adder</article-title>
          .
          <source>In: Proc. of IEEE Design, Aut. and Test in Europe (DATE)</source>
          , pp.
          <fpage>307</fpage>
          -
          <lpage>311</lpage>
          , Munich, Germany (
          <year>2001</year>
          ). DOI:
          <volume>10</volume>
          .1109/DATE.
          <year>2001</year>
          .915042
        </mixed-citation>
      </ref>
      <ref id="ref32">
        <mixed-citation>
          32.
          <string-name>
            <surname>Langhammer</surname>
            ,
            <given-names>M.</given-names>
          </string-name>
          :
          <article-title>Floating point datapath synthesis for FPGAs</article-title>
          . In: Proceedings - 2008
          <source>International Conference on Field Programmable Logic and Applications</source>
          , FPL, pp.
          <fpage>355</fpage>
          -
          <lpage>360</lpage>
          (
          <year>2008</year>
          ).
        </mixed-citation>
      </ref>
      <ref id="ref33">
        <mixed-citation>
          33.
          <string-name>
            <surname>Altera</surname>
          </string-name>
          ,
          <fpage>Ug01058</fpage>
          -
          <lpage>6</lpage>
          .0:
          <string-name>
            <surname>Floating-point megafunctions</surname>
          </string-name>
          (
          <year>2011</year>
          ). [Online]. Available: http://www.altera.com/literature/ug/ug altfp mfug.pdf
        </mixed-citation>
      </ref>
      <ref id="ref34">
        <mixed-citation>
          34.
          <string-name>
            <surname>Drozd</surname>
            ,
            <given-names>A.</given-names>
          </string-name>
          ,
          <string-name>
            <surname>Antoshchuk</surname>
            ,
            <given-names>S.</given-names>
          </string-name>
          ,
          <string-name>
            <surname>Drozd</surname>
            ,
            <given-names>J.</given-names>
          </string-name>
          ,
          <string-name>
            <surname>Zashcholkin</surname>
            ,
            <given-names>K.</given-names>
          </string-name>
          ,
          <string-name>
            <surname>Drozd</surname>
            ,
            <given-names>M.</given-names>
          </string-name>
          ,
          <string-name>
            <surname>Kuznietsov</surname>
            ,
            <given-names>N.</given-names>
          </string-name>
          ,
          <string-name>
            <surname>AlDhabi</surname>
            ,
            <given-names>M.</given-names>
          </string-name>
          ,
          <string-name>
            <surname>Nikul</surname>
            ,
            <given-names>V.</given-names>
          </string-name>
          :
          <article-title>Checkable FPGA Design: Energy Consumption, Throughput and Trustworthiness</article-title>
          . In: book: Green IT Engineering: Social,
          <article-title>Business and Industrial Applications, Studies in Systems, Decision and Control</article-title>
          ,
          <string-name>
            <surname>Kharchenko</surname>
            ,
            <given-names>V.</given-names>
          </string-name>
          ,
          <string-name>
            <surname>Kondratenko</surname>
            ,
            <given-names>Y.</given-names>
          </string-name>
          ,
          <string-name>
            <surname>Kacprzyk</surname>
            ,
            <given-names>J</given-names>
          </string-name>
          . (eds), vol.
          <volume>171</volume>
          , pp.
          <fpage>73</fpage>
          -
          <lpage>94</lpage>
          . Berlin, Heidelberg: Springer International Publishing (
          <year>2018</year>
          ). DOI:
          <volume>10</volume>
          .1007/978-3-
          <fpage>030</fpage>
          -00253-
          <issue>4</issue>
          _
          <fpage>4</fpage>
          .
        </mixed-citation>
      </ref>
      <ref id="ref35">
        <mixed-citation>
          35.
          <string-name>
            <surname>Chernov</surname>
            ,
            <given-names>S.</given-names>
          </string-name>
          ,
          <string-name>
            <surname>Titov</surname>
            ,
            <given-names>S.</given-names>
          </string-name>
          ,
          <string-name>
            <surname>Chernova</surname>
            ,
            <given-names>L.</given-names>
          </string-name>
          ,
          <string-name>
            <surname>Gogunskii</surname>
            ,
            <given-names>V.</given-names>
          </string-name>
          ,
          <string-name>
            <surname>Chernova</surname>
            ,
            <given-names>L.</given-names>
          </string-name>
          ,
          <string-name>
            <surname>Kolesnikova</surname>
            ,
            <given-names>K.</given-names>
          </string-name>
          :
          <article-title>Algorithm for the simplification of solution to discrete optimization problems</article-title>
          .
          <source>Eastern-European Journal of Enterprise Technologies</source>
          <volume>3</volume>
          (
          <issue>4</issue>
          ),
          <fpage>1</fpage>
          -
          <lpage>12</lpage>
          (
          <year>2018</year>
          ).
        </mixed-citation>
      </ref>
      <ref id="ref36">
        <mixed-citation>
          36.
          <string-name>
            <surname>Nicolaidis</surname>
            ,
            <given-names>M.</given-names>
          </string-name>
          ,
          <string-name>
            <surname>Manich</surname>
            ,
            <given-names>S.</given-names>
          </string-name>
          ,
          <string-name>
            <surname>Figueras</surname>
          </string-name>
          , J.: Achieving Fault Secureness in Parity Prediction Arithmetic Operators:
          <article-title>General Conditions and Implementations</article-title>
          .
          <source>In: Proc. European Design and Test Conference</source>
          , pp.
          <fpage>186</fpage>
          -
          <lpage>193</lpage>
          , Paris, France (
          <year>1996</year>
          ).
        </mixed-citation>
      </ref>
      <ref id="ref37">
        <mixed-citation>
          37.
          <string-name>
            <surname>Pleskacz</surname>
            ,
            <given-names>W.</given-names>
          </string-name>
          ,
          <string-name>
            <surname>Jenihhin</surname>
            ,
            <given-names>M.</given-names>
          </string-name>
          ,
          <string-name>
            <surname>Raik</surname>
            ,
            <given-names>J.</given-names>
          </string-name>
          ,
          <string-name>
            <surname>Rakowski</surname>
            ,
            <given-names>M.</given-names>
          </string-name>
          ,
          <string-name>
            <surname>Ubar</surname>
            ,
            <given-names>R.</given-names>
          </string-name>
          ,
          <string-name>
            <surname>Kuzmicz</surname>
            ,
            <given-names>W.</given-names>
          </string-name>
          :
          <article-title>Hierarchical Analysis of Short Defects between Metal Lines in CMOS IC</article-title>
          .
          <source>In: 11th Euromicro Conference on Digital System Design Architectures, Methods and Tools</source>
          , pp.
          <fpage>729</fpage>
          -
          <lpage>734</lpage>
          , Parma, Italy (
          <year>2008</year>
          ).
        </mixed-citation>
      </ref>
      <ref id="ref38">
        <mixed-citation>
          38.
          <string-name>
            <surname>Carter</surname>
            ,
            <given-names>W.</given-names>
          </string-name>
          ,
          <string-name>
            <surname>Schneider</surname>
            ,
            <given-names>P.</given-names>
          </string-name>
          :
          <article-title>Design of Dynamically Checked Computers</article-title>
          .
          <source>In: Proc. IFIP Congress 68</source>
          , pp.
          <fpage>878</fpage>
          -
          <lpage>883</lpage>
          , Edinburgh, Scotland (
          <year>1968</year>
          ).
        </mixed-citation>
      </ref>
      <ref id="ref39">
        <mixed-citation>
          39.
          <string-name>
            <surname>Sellers</surname>
            ,
            <given-names>F. F.</given-names>
          </string-name>
          ,
          <string-name>
            <surname>Hsiao</surname>
            ,
            <given-names>M. J.</given-names>
          </string-name>
          ,
          <string-name>
            <surname>Beamson</surname>
            ,
            <given-names>L. W.</given-names>
          </string-name>
          :
          <article-title>Error detecting logic for digital computers</article-title>
          .
          <source>McGraw-Hill</source>
          , New York (
          <year>1968</year>
          ).
        </mixed-citation>
      </ref>
      <ref id="ref40">
        <mixed-citation>
          40. Max 10
          <string-name>
            <given-names>FPGA</given-names>
            <surname>Device</surname>
          </string-name>
          <article-title>Architecture (</article-title>
          <year>2017</year>
          ), https://www.intel.com /content/dam/www/programmable/us/en/pdfs/literature/hb/max-10 /m10_architecture.pdf
        </mixed-citation>
      </ref>
    </ref-list>
  </back>
</article>