cvb.authors: Alessandro Simonetta,Maria Cristina Paoletti,Alessio Venticinque
cvb.fail: null
cvb.id: Vol-3398/p12
cvb.pages: 78-89
cvb.pdf_name: p12.pdf
cvb.title: 'Multi-Valued Logic Digital Circuits for Realizing a

  Complete Computer Architecture'
cvb.vol_number: 3398
dblp.authors:
- dblp_author_id: https://dblp.org/pid/318/1868
  gnd_id: null
  label: Maria Cristina Paoletti
  orcid_id: null
  wikidata_id: null
- dblp_author_id: https://dblp.org/pid/92/10078
  gnd_id: null
  label: Alessio Venticinque
  orcid_id: null
  wikidata_id: null
- dblp_author_id: https://dblp.org/pid/94/9978
  gnd_id: null
  label: Alessandro Simonetta
  orcid_id: null
  wikidata_id: null
dblp.dblp_proceeding_id: https://dblp.org/rec/conf/icyrime/2022
dblp.dblp_publication_id: https://dblp.org/rec/conf/icyrime/SimonettaPV22
dblp.pdf_id: Vol-3398/p12
dblp.title: Multi-Valued Logic Digital Circuits for Realizing a Complete Computer
  Architecture.
dblp.volume_number: 3398
spt.description: null
spt.html_url: /Vol-3398/p12.html
spt.id: Vol-3398/p12
spt.pdfUrl: !!python/object/new:linkml_runtime.utils.metamodelcore.URI
  args:
  - https://ceur-ws.org/Vol-3398/p12.pdf
  state:
    _len: null
    _s: null
spt.session: null
spt.title: 'Multi-Valued Logic Digital Circuits for Realizing a

  Complete Computer Architecture'
spt.volume:
  acronym: ICYRIME 2022
  date: '2023-05-19'
  dblp: conf/icyrime/2022
  description: Proceedings of ICYRIME 2022 workshop
  k10plus: '1853039284'
  number: 3398
  title: Proceedings of the International Conference of Yearly Reports on Informatics,
    Mathematics, and Engineering
  url: http://ceur-ws.org/Vol-3398/
  urn: urn:nbn:de:0074-3398-0
  wikidataid: Q118482203
spt.wikidataid: null
version.cm_url: https://github.com/ceurws/ceur-spt
version.version: 0.0.7
