{"version.version":"0.0.7","version.cm_url":"https://github.com/ceurws/ceur-spt","spt.html_url":"/Vol-3785/paper110.html","spt.description":null,"spt.id":"Vol-3785/paper110","spt.wikidataid":null,"spt.title":"Assessing Large Language Models Inference Performance on a 64-core RISC-V CPU with Silicon-Enabled Vectors","spt.pdfUrl":"https://ceur-ws.org/Vol-3785/paper110.pdf","spt.volume":{"number":3785,"acronym":"BigHPC 2024","wikidataid":"Q130542757","title":"Proceedings of the 2nd Special Track on Big Data and High-Performance Computing (BigHPC 2024)","description":"Proceedings of BigHPC 2024 workshop","url":"http://ceur-ws.org/Vol-3785/","date":"2024-10-09","dblp":null,"k10plus":null,"urn":"urn:nbn:de:0074-3785-4"},"spt.session":null,"cvb.id":"Vol-3785/paper110","cvb.title":"Assessing Large Language Models Inference Performance on a 64-core RISC-V CPU with Silicon-Enabled Vectors","cvb.type":null,"cvb.position":null,"cvb.pagesFrom":null,"cvb.pagesTo":null,"cvb.authors":"Adriano M Garcia,Giulio Malenza,Robert Birke,Marco Aldinucci","cvb.vol_number":"3785","cvb.pdf_name":"paper110.pdf","cvb.pages":"25-33","cvb.fail":null,"dblp.dblp_publication_id":"https://dblp.org/rec/conf/itadata/GarciaMBA24","dblp.dblp_proceeding_id":"https://dblp.org/rec/conf/itadata/2024bighpc","dblp.volume_number":3785,"dblp.title":"Assessing Large Language Models Inference Performance on a 64-core RISC-V CPU with Silicon-Enabled Vectors.","dblp.authors":[{"dblp_author_id":"https://dblp.org/pid/389/4238","label":"Adriano M. Garcia","wikidata_id":null,"orcid_id":null,"gnd_id":null},{"dblp_author_id":"https://dblp.org/pid/75/5249","label":"Marco Aldinucci","wikidata_id":"Q56561952","orcid_id":"0000-0001-8788-0829","gnd_id":null},{"dblp_author_id":"https://dblp.org/pid/373/5764","label":"Giulio Malenza","wikidata_id":null,"orcid_id":null,"gnd_id":null},{"dblp_author_id":"https://dblp.org/pid/09/2498","label":"Robert Birke","wikidata_id":"Q130838919","orcid_id":"0000-0003-1144-3707","gnd_id":null}],"dblp.pdf_id":"Vol-3785/paper110"}