{"version.version":"0.0.7","version.cm_url":"https://github.com/ceurws/ceur-spt","spt.html_url":"/Vol-4142.html","spt.number":4142,"spt.acronym":"OVERLAY 2025","spt.wikidataid":null,"spt.title":"Short Paper Proceedings of the 7th International Workshop on Artificial Intelligence and Formal Verification, Logic, Automata, and Synthesis","spt.description":null,"spt.url":null,"spt.date":"2025-12-22","spt.dblp":null,"spt.k10plus":null,"spt.urn":null,"cvb.number":4142,"cvb.url":"https://ceur-ws.org/Vol-4142/","cvb.title":"Short Paper Proceedings of the 7th International Workshop on Artificial Intelligence and Formal Verification, Logic, Automata, and Synthesis","cvb.fullTitle":null,"cvb.acronym":"OVERLAY 2025","cvb.lang":null,"cvb.location":null,"cvb.country":"Italy","cvb.countryWikidataId":"Q38","cvb.region":null,"cvb.city":"Bologna","cvb.cityWikidataId":"Q1891","cvb.ordinal":null,"cvb.date":null,"cvb.dateFrom":"2025-10-26","cvb.dateTo":"2025-10-26","cvb.pubYear":null,"cvb.pubDate":"2025-12-22T00:00:00","cvb.submitDate":null,"cvb.valid":true,"cvb.conference":null,"cvb.editors":"Angelo Montanari, Andrea Orlandini, Nicola Saccomanno, Stefano Tonetta","cvb._sessions":null,"cvb.virtualEvent":false,"cvb.submittedBy":"Cosimo Vinci","cvb.fromLine":1392,"cvb.toLine":1429,"cvb.loctime":"Bologna, Italy, October 26, 2025","cvb.tdtitle":null,"cvb.seealso":"Vol-3904⇹Vol-3629⇹Vol-3311⇹Vol-2987⇹Vol-2785⇹Vol-2509","cvb.volname":"https://ceur-ws.org/Vol-4142/","cvb.published":"2025-12-22","cvb.year":"2025","cvb.urn":"urn:nbn:de:0074-4142-x","cvb.archive":"https://ceur-ws.org/ftp-dir/Vol-4142.zip","cvb.desc":"?","cvb.h1":"OVERLAY 2025 Artificial Intelligence and Formal Verification, Logic, Automata, and Synthesis 2025","cvb.volume_number":"Vol-4142","cvb.ceurpubdate":"2025-12-22","cvb.voltitle":"Artificial Intelligence and Formal Verification, Logic, Automata, and Synthesis 2025","cvb.homepage":"hhttps://overlay.uniud.it/workshop/2025","cvb.h3":"Short Paper Proceedings of the 7th International Workshop on Artificial Intelligence and Formal Verification, Logic, Automata, and Synthesis","cvb.urn_check_digit":3,"cvb.urn_ok":false,"cvb.colocated":null}