<?xml version="1.0" encoding="UTF-8"?>
<TEI xml:space="preserve" xmlns="http://www.tei-c.org/ns/1.0" 
xmlns:xsi="http://www.w3.org/2001/XMLSchema-instance" 
xsi:schemaLocation="http://www.tei-c.org/ns/1.0 https://raw.githubusercontent.com/kermitt2/grobid/master/grobid-home/schemas/xsd/Grobid.xsd"
 xmlns:xlink="http://www.w3.org/1999/xlink">
	<teiHeader xml:lang="en">
		<fileDesc>
			<titleStmt>
				<title level="a" type="main">Applying Fuzzy Sets Intersection in the Sizing of Voltage Followers</title>
			</titleStmt>
			<publicationStmt>
				<publisher/>
				<availability status="unknown"><licence/></availability>
			</publicationStmt>
			<sourceDesc>
				<biblStruct>
					<analytic>
						<author>
							<persName><forename type="first">G</forename><surname>Flores-Becerra</surname></persName>
							<affiliation key="aff0">
								<orgName type="institution">Instituto Tecnológico de Puebla</orgName>
								<address>
									<addrLine>Av. Tecnológico 420</addrLine>
									<postCode>72220</postCode>
									<settlement>Puebla</settlement>
									<country key="MX">MEXICO</country>
								</address>
							</affiliation>
						</author>
						<author>
							<persName><forename type="first">E</forename><surname>Tlelo-Cuautle</surname></persName>
							<affiliation key="aff1">
								<orgName type="department">INAOE-Department of Electronics</orgName>
								<orgName type="institution">Luis Enrique Erro No</orgName>
								<address>
									<postCode>72840</postCode>
									<settlement>Tonanzintla</settlement>
									<region>Puebla</region>
									<country key="MX">MEXICO</country>
								</address>
							</affiliation>
						</author>
						<author>
							<persName><forename type="first">S</forename><surname>Polanco-Martagón</surname></persName>
							<affiliation key="aff0">
								<orgName type="institution">Instituto Tecnológico de Puebla</orgName>
								<address>
									<addrLine>Av. Tecnológico 420</addrLine>
									<postCode>72220</postCode>
									<settlement>Puebla</settlement>
									<country key="MX">MEXICO</country>
								</address>
							</affiliation>
						</author>
						<title level="a" type="main">Applying Fuzzy Sets Intersection in the Sizing of Voltage Followers</title>
					</analytic>
					<monogr>
						<imprint>
							<date/>
						</imprint>
					</monogr>
					<idno type="MD5">E9E9F23124CFE5F8FBF8FD39646B4EC7</idno>
				</biblStruct>
			</sourceDesc>
		</fileDesc>
		<encodingDesc>
			<appInfo>
				<application version="0.7.2" ident="GROBID" when="2023-03-24T12:24+0000">
					<desc>GROBID - A machine learning software for extracting information from scholarly documents</desc>
					<ref target="https://github.com/kermitt2/grobid"/>
				</application>
			</appInfo>
		</encodingDesc>
		<profileDesc>
			<textClass>
				<keywords>
					<term>Fuzzy Sets Intersection</term>
					<term>Circuit Optimization</term>
					<term>Analog Design Automation</term>
					<term>Circuit Sizing</term>
				</keywords>
			</textClass>
			<abstract>
<div xmlns="http://www.tei-c.org/ns/1.0"><p>An automatic fuzzy-set-intersection-based approach is presented to compute the optimum sizes of Voltage Followers (VFs). Based on Monte Carlo simluations and two fuzzy sets to represent the gains closer to unity and higher bandwidths, the approach compute the optimum sizes through the application of fuzzy sets intersection, subject to a distance from the maximum gain defined by a threshold and a lower bound to gains, both defined by the circuit design expert.</p></div>
			</abstract>
		</profileDesc>
	</teiHeader>
	<text xml:lang="en">
		<body>
<div xmlns="http://www.tei-c.org/ns/1.0"><head n="1">Introduction</head><p>Electronic systems, such as cellular telephones, magnetic disk drives and speech recognition systems <ref type="bibr" target="#b0">[1]</ref>, require an interface with the external world. Since the world is analog in nature all these kind of electronic systems require analog circuits. In the analog design automation (ADA) tools, new techniques need to be developed to improve the design of integrated circuits (ICs), in order to reduce the costs of the production, to shorten the time to market <ref type="bibr" target="#b1">[2]</ref>, and to enhance the quality and optimality of integrated circuits.</p><p>Different kinds of active elements that are used in analog signal processing applications, such as to design chaotic oscillators <ref type="bibr" target="#b2">[3]</ref>, to design current conveyors <ref type="bibr" target="#b3">[4]</ref>, to design filters <ref type="bibr" target="#b4">[5]</ref> and to develop secure communication systems <ref type="bibr" target="#b5">[6]</ref>, are designed by using unity-gain cells (UGCs) such as Voltage Followers (VFs) <ref type="bibr" target="#b6">[7]</ref>. In order to improve the performance of these applications, it is needed to compute optimal sizes of the VFs <ref type="bibr" target="#b7">[8]</ref>. In <ref type="bibr" target="#b7">[8]</ref> <ref type="bibr" target="#b8">[9]</ref>[10] <ref type="bibr" target="#b10">[11]</ref> <ref type="bibr" target="#b11">[12]</ref> some ADA procedures to automate the sizing process are given, but an open problem remains related to the selection of an optimal sized topology whose parameters such as gain, bandwidth (BW), input and output impedances, among others, need to be classified.</p><p>The automatic selection of an optimum sized VF topology is addressed in this paper. Given a VF its gain is optimized to be closer to unity and with the large BW. In this problem there are two linguistic variables: "closer to unity" and "large", then the fuzzy sets are well suited to represent the behavior of the VF under several values of its parameters, such as width (W) and length (L) of the transistors, and current bias, since the fuzzy sets allow formalizing linguistic sentences to express ideas that are subjective and which can be interpreted in different ways by various individuals <ref type="bibr" target="#b12">[13]</ref>. Then, defining appropriate membership functions it is possible to construct two fuzzy sets: a fuzzy set to represent the higher BWs and a fuzzy set to represent the gains closer to unity.</p><p>In this manner, the proposed approach finds the optimum sizes of the VF where both conditions (higher BW and gain closer to unity) are satisfied: first selecting the parameters of the VF such that the gain is far from the maximum gain in certain distance, that is defined by a threshold, and such that the gain is greater than certain lower bound; second defining the fuzzy sets; then computing the intersection of both fuzzy sets that takes the minimum between both membership values; finally, taking the maximum of intersection result. The threshold and the lower bound, as well as the parameter values of the VF, are defined by the circuit design expert.</p></div>
<div xmlns="http://www.tei-c.org/ns/1.0"><head n="2">The Fuzzy Sets Intersection Method</head><p>Let X be the universe set of all sizes combinations of a VF and their performances. Since in this paper a VF is characterized by its length and width, and the current bias used, it is defined a conventional set on X as follows: Let P be a set of parameters defined by <ref type="bibr" target="#b13">[14]</ref> [15]</p><formula xml:id="formula_0">P = {x |x = {L(µm), I(µA), W (µm) }}</formula><p>where L is the length of all transistors, W is the width of each transistor, and I is the current bias. Each x associates sizes to perform a SPICE simulation, which results are introduced in two fuzzy sets defined on X as follows: The BWs are collected in A , the fuzzy set of large bandwidths, defined as</p><formula xml:id="formula_1">A = µ A (x)</formula><p>x</p><p>x is a large bandwidth and</p><formula xml:id="formula_2">µ A (x) = x max bandwidth , ,<label>(1)</label></formula><p>where max bandwidth is the maximum BW of all P sizes and the membership value of each BW, µ A (x), depends on how much its value is large. The gains are collected in B , the fuzzy set of gains close to unity, defined as</p><formula xml:id="formula_3">B = µ B (x)</formula><p>x</p><p>x is a gain close to unity and µ</p><formula xml:id="formula_4">B (x) = x ,<label>(2)</label></formula><p>where the membership value of each gain, µ B (x), depends on how much its value is closer to unity. Then, there is a correspondence among elements in P , A and B .</p><p>The proposed method allows to the circuit design expert to define the P set through the definition of L, I and W values of a VF, and the expert can request that the gain obtained from SPICE simulation is greater than a certain lower bound, low bou, then if gain ≥ low bou,</p><p>the gain, that is represented with an element of B , along with the corresponding elements in P and A are desired values, else they are eliminated. Also, the expert may request that the gain is far from maximum gain in certain desired distance given through a threshold, defined as thr = max gain − des dis×∆gain 100</p><p>, where max gain is the maximum gain of all P configurations, des dis is the desired distance from maximum gain (measured in a percentage), and ∆ gain = max gain − min gain, where min gain is the minimum gain of all P configurations. Then if gain ≥ thr,</p><p>the gain (represented with an element of B ) along with the corresponding elements in P and A are desired values, else they are elminated.</p><p>Once the low bou and thr are defined, and the gains (with the corresponding bandwidths and parameters) are selected under the two restrictions ( <ref type="formula" target="#formula_5">3</ref>) and ( <ref type="formula" target="#formula_6">4</ref>), the proposed method builds the fuzzy sets A and B in accordance with (1) and ( <ref type="formula" target="#formula_4">2</ref>) and computes the intersection of these fuzzy sets as follows</p><formula xml:id="formula_7">C = A B = µ C (x) x µ C (x) = min{µ A (x), µ B (x)} .</formula><p>In this case, as A is the fuzzy set of large bandwidth and B is the fuzzy set of gains close to unity, the intersection of A and B represents the set of P configurations where the gain is close to unity and the BW is large. Then the optimum sizes are computed by OptV F = max µ C (x) , where the correspondient P element of this maximum is the optimum size of the given VF. All these steps to compute the optimum sizes of a VF automatically are collected in the following algorithm. </p></div>
<div xmlns="http://www.tei-c.org/ns/1.0"><head>ALGORITHM</head><formula xml:id="formula_8">(i) j = i END END [optLvalue, optIvalue, optWvalue] = [Q(j).Lvalue, Q(j).</formula></div>
<div xmlns="http://www.tei-c.org/ns/1.0"><head>Ivalue, Q(j).Wvalue] [optGain, optBandwidth] = [GAINS(j), BANDWIDTHS(j)] END</head><p>This algorithm allows to compute the optimum parameters of a VF such that its bandwidth is large and its gain is close to unity at the same time through a single operation (the fuzzy sets intersection), based on the proper definition of the fuzzy sets, meanwhile other methods compute the optimum using different stages. For example, the approach <ref type="bibr" target="#b7">[8]</ref> takes a few VF parameters to simulate the VF, first computing the VF parameters where the gains are close to unity, then selecting from these computed gains the larger bandwidth.</p></div>
<div xmlns="http://www.tei-c.org/ns/1.0"><head n="3">Experimental Results</head><p>In Fig. <ref type="figure">1</ref> are shown the VFs used to compute their optimum sizes by using SPICE and under several P set, des dis and low bou values. These VFs are synthesized by P-MOSFETs and N-MOSFETs <ref type="bibr" target="#b8">[9]</ref>. For each VF of Fig. <ref type="figure">1</ref> the circuit design expert has defined the following P set where L = {0.4, 0.7, 1.0} µm, I = {10, 20, ..., 100} µA, W A = {10, 20, ..., 100} µm, W B = {300, 310, ..., 400} µm, and W C = {600, 610, ..., 700} µm. Then, the VFs were sized using three different lengths (L), ten different currents for biasing (I) and thirty different VF widths (W A , W B , W C ). This leads us to 4950 combinations in sizing when the P-MOSFETs widths are greater than or equal to the N-MOSFETs widths, that means that W M1,M2 ≥ W M3,M4 for VF of Fig. <ref type="figure">1</ref>(a), W M1,M4 ≥ W M2,M3 for VF of Fig. <ref type="figure">1(b)</ref>, and W M3,M4 ≥ W M1,M2 for VFs of Fig. <ref type="figure">1(c</ref>) and Fig. <ref type="figure">1(d)</ref>.</p><formula xml:id="formula_9">P = {L, I, {W A , W B , W C }} ,<label>(5)</label></formula><p>The results obtained with the proposed method to size the VFs of Fig. <ref type="figure">1</ref>, under (5) parameters, are given in Fig. <ref type="figure">2-3</ref>. In all cases, the optimums computed by the proposed method are marked under several des dis values, des dis = {2%, 5%, 10%, 20%}, and low bou = 0.5. It is easy to see that the proposed method gives good optimums applying the fuzzy sets intersection, sice although there are some results where the BW is greater, the method has selected the sizes-combinations where the BW is greater but A V is closer to unity. </p></div>
<div xmlns="http://www.tei-c.org/ns/1.0"><head>Gain</head><p>Optimum with des_dis not used 2% 5% 10% 20% Fig. <ref type="figure">3</ref>. Optimums computed by the proposed fuzzy set intersection method for the VF of Fig. <ref type="figure">1(c)-(d)</ref>.</p><p>Some details of the results obtained in each graphic of Fig. <ref type="figure">2</ref>-3 are given in Table <ref type="table" target="#tab_1">1</ref>. For VF of Fig. <ref type="figure">1</ref>(a), good results are given when des dis = {5%, 10%} (A v =0.9723, BW =69.98M Hz and A v =0.9526, BW =86.1M Hz, respectively). Meanwhile a good result is obtained for VF of Fig. <ref type="figure">1(b</ref>) with des dis = 20%, where the bandwidth is almost larger among all results (BW =248.3M Hz) and the gain is good enough (A v =0.9891). When des dis = {5%, 10%} good optimums are obtained (BW =199.5 M Hz, A v =0.9942 and BW =201.8M Hz, A v = 0.9935, respectively).</p><p>A good behavior for VF of Fig. <ref type="figure">1</ref>(c) in Table <ref type="table" target="#tab_1">1</ref> is provided when des dis = 10%, where A v =0.9684 and BW =260M Hz. However, an acceptable result is given when des dis = 20% (A v =0.9192, BW =363.1M Hz). Finally, a good result is obtained for VF of Fig. <ref type="figure">1(d</ref>) when des dis is not used, since the gain is good enough, A v =0.9831, and BW =393.6M Hz is largest of all experiment results. </p></div>
<div xmlns="http://www.tei-c.org/ns/1.0"><head n="4">Conclusions</head><p>An automatic method based on intersection of fuzzy sets has been introduced to solve the open problem of sizing Voltage Followers (VFs), unity-gain cells that are used to design active elements used in several analog signal processing applications. The proposed method formalize the representation of the behavior of VFs under several values of its parameters (width and length of the MOS-FET, and current bias) using two fuzzy sets: a fuzzy set to represent the large bandwidths and a fuzzy set to represent the gains close to unity of a VF. The bandwidths and the gains are obtanied of Monte Carlo simulations using several combinations and varying the curren biases, the widths and the length of the MOSFETs, that are parameters defined by the circuit design expert. Through the fuzzy sets intersection the optimum zised of a given VF is computed, since the intersection is a natural manner to represent the VF configurations where the gain is close to unity and the bandwidth is large at the same time. The successful of the results obtained with the intersection, as has been seen in previous section, lies in the definition of the fuzzy sets and their appropriate membership functions, that are the key of the proposed method. The expert can select a desired distance from the maximum gain obtained from SPICE simulations to compute the optimum VF behavior. Also, in order to eliminate non-significant results obtained from Monte Carlo simulations, the proposed method allows to expert to define a lower bound to gain. These additional restrictions help to compute several optimums that can be conveniently selected by the expert.</p></div><figure xmlns="http://www.tei-c.org/ns/1.0" xml:id="fig_0"><head>Fig. 1 .Fig. 2 .</head><label>12</label><figDesc>Fig. 1. Voltage Followers under test.</figDesc><graphic coords="5,192.72,224.15,109.98,99.14" type="bitmap" /></figure>
<figure xmlns="http://www.tei-c.org/ns/1.0" type="table" xml:id="tab_1"><head>Table 1 .</head><label>1</label><figDesc>VF optimum sizes of Fig. 1(a)-(d).</figDesc><table><row><cell>VF of</cell><cell cols="2">des dis L I1,2</cell><cell cols="3">I3,4 WM 1 ,M 2 WM 3 ,M 4 Av</cell><cell>BW</cell></row><row><cell cols="3">Fig. 1(a) without 0.4 100</cell><cell>50 30</cell><cell>20</cell><cell>0.7789 134.9</cell></row><row><cell></cell><cell>5%</cell><cell cols="2">1 100 50 70</cell><cell>70</cell><cell>0.9723 69.98</cell></row><row><cell></cell><cell>10%</cell><cell cols="2">0.7 100 50 60</cell><cell>60</cell><cell>0.9526 86.1</cell></row><row><cell></cell><cell>20%</cell><cell>0.7 100</cell><cell>50 40</cell><cell>40</cell><cell>0.9353 86.1</cell></row><row><cell></cell><cell cols="2">des dis L I1,2</cell><cell cols="3">WM 1 ,M 4 WM 2 ,M 3 Av</cell><cell>BW</cell></row><row><cell cols="3">Fig. 1(b) without 0.4 100</cell><cell>90</cell><cell>90</cell><cell>0.9701 305.5</cell></row><row><cell></cell><cell>5%</cell><cell>1 100</cell><cell>90</cell><cell>70</cell><cell>0.9942 199.5</cell></row><row><cell></cell><cell>10%</cell><cell>1 100</cell><cell>60</cell><cell>60</cell><cell>0.9935 201.8</cell></row><row><cell></cell><cell>20%</cell><cell>0.7 100</cell><cell>60</cell><cell>60</cell><cell>0.9891 248.3</cell></row><row><cell></cell><cell cols="2">des dis L I1,2,3,4</cell><cell cols="3">WM 3 ,M 4 WM 1 ,M 2 Av</cell><cell>BW</cell></row><row><cell cols="3">Fig. 1(c) without 0.4 100</cell><cell>30</cell><cell>30</cell><cell>0.82</cell><cell>407.4</cell></row><row><cell></cell><cell>5%</cell><cell>0.7 100</cell><cell>90</cell><cell>90</cell><cell>0.9771 251.2</cell></row><row><cell></cell><cell>10%</cell><cell>0.7 100</cell><cell>60</cell><cell>60</cell><cell>0.9684 260</cell></row><row><cell></cell><cell>20%</cell><cell>0.4 100</cell><cell>90</cell><cell>90</cell><cell>0.9192 363.1</cell></row><row><cell></cell><cell cols="2">des dis L I1,2,3,4</cell><cell cols="3">WM 3 ,M 4 WM 1 ,M 2 Av</cell><cell>BW</cell></row><row><cell cols="3">Fig. 1(d) withou 0.4 100</cell><cell>90</cell><cell>90</cell><cell>0.9832 393.6</cell></row><row><cell></cell><cell>5%</cell><cell>1 100</cell><cell>80</cell><cell>70</cell><cell>0.997 218.8</cell></row><row><cell></cell><cell>10%</cell><cell>1 100</cell><cell>50</cell><cell>50</cell><cell>0.9966 221.3</cell></row><row><cell></cell><cell>20%</cell><cell>0.7 100</cell><cell>60</cell><cell>60</cell><cell>0.9945 281.8</cell></row></table></figure>
		</body>
		<back>

			<div type="acknowledgement">
<div xmlns="http://www.tei-c.org/ns/1.0"><p>Acknowledgments. This work is partially supported by CONACyT under the project number 48396-Y and DGEST under the project number PUE-MI-2008-206.</p></div>
			</div>

			<div type="references">

				<listBibl>

<biblStruct xml:id="b0">
	<monogr>
		<title level="m" type="main">Trade-offs in analog circuit design</title>
		<author>
			<persName><forename type="first">Ch</forename><surname>Toumazou</surname></persName>
		</author>
		<author>
			<persName><forename type="first">G</forename><surname>Moschytz</surname></persName>
		</author>
		<author>
			<persName><forename type="first">B</forename><surname>Gilbert</surname></persName>
		</author>
		<imprint>
			<date type="published" when="2002">2002</date>
			<publisher>Kluwer Academic Publishers</publisher>
			<pubPlace>London</pubPlace>
		</imprint>
	</monogr>
</biblStruct>

<biblStruct xml:id="b1">
	<monogr>
		<title level="m" type="main">The Designers Guide to Verilog AMS</title>
		<author>
			<persName><forename type="first">K</forename><forename type="middle">S</forename><surname>Kundert</surname></persName>
		</author>
		<author>
			<persName><forename type="first">O</forename><surname>Zinke</surname></persName>
		</author>
		<imprint>
			<date type="published" when="2004">2004</date>
			<publisher>Kluwer Academic Publishers</publisher>
			<pubPlace>Boston</pubPlace>
		</imprint>
	</monogr>
</biblStruct>

<biblStruct xml:id="b2">
	<analytic>
		<title level="a" type="main">Experimental verification of the chuaś circuit designed with UGCs</title>
		<author>
			<persName><forename type="first">C</forename><surname>Sánchez-López</surname></persName>
		</author>
		<author>
			<persName><forename type="first">A</forename><surname>Castro-Hernandez</surname></persName>
		</author>
		<author>
			<persName><forename type="first">A</forename><surname>Perez-Trejo</surname></persName>
		</author>
	</analytic>
	<monogr>
		<title level="j">IEICE Electron Express</title>
		<imprint>
			<biblScope unit="volume">5</biblScope>
			<biblScope unit="issue">17</biblScope>
			<biblScope unit="page" from="657" to="661" />
			<date type="published" when="2008">2008</date>
		</imprint>
	</monogr>
</biblStruct>

<biblStruct xml:id="b3">
	<analytic>
		<title level="a" type="main">Synthesis of CCII-s by superimposing VFs and CFs through genetic operations</title>
		<author>
			<persName><forename type="first">E</forename><surname>Tlelo-Cuautle</surname></persName>
		</author>
		<author>
			<persName><forename type="first">D</forename><surname>Moro-Frías</surname></persName>
		</author>
		<author>
			<persName><forename type="first">C</forename><surname>Sánchez-López</surname></persName>
		</author>
		<author>
			<persName><forename type="first">M</forename><forename type="middle">A</forename><surname>Duarte-Villaseñor</surname></persName>
		</author>
	</analytic>
	<monogr>
		<title level="j">IEICE Electronics Express</title>
		<imprint>
			<biblScope unit="volume">5</biblScope>
			<biblScope unit="issue">11</biblScope>
			<biblScope unit="page" from="411" to="417" />
			<date type="published" when="2008">2008</date>
		</imprint>
	</monogr>
</biblStruct>

<biblStruct xml:id="b4">
	<analytic>
		<title level="a" type="main">Optimized CCIIbased tuneable filter and oscillator using minimum number of passive elements</title>
		<author>
			<persName><forename type="first">M</forename><surname>Fakhfakh</surname></persName>
		</author>
		<author>
			<persName><forename type="first">E</forename><surname>Tlelo-Cuautle</surname></persName>
		</author>
		<author>
			<persName><forename type="first">D</forename><surname>Moro-Frías</surname></persName>
		</author>
		<author>
			<persName><forename type="first">M</forename><surname>Loulou</surname></persName>
		</author>
	</analytic>
	<monogr>
		<title level="j">IEEE SETIT</title>
		<imprint>
			<date type="published" when="2009">2009</date>
		</imprint>
	</monogr>
</biblStruct>

<biblStruct xml:id="b5">
	<analytic>
		<title level="a" type="main">Chaotic communication system using chuas oscillators realizedwith CCII+s</title>
		<author>
			<persName><forename type="first">R</forename><surname>Trejo-Guerra</surname></persName>
		</author>
		<author>
			<persName><forename type="first">E</forename><surname>Tlelo-Cuautle</surname></persName>
		</author>
		<author>
			<persName><forename type="first">C</forename><surname>Cruz-Hernández</surname></persName>
		</author>
		<author>
			<persName><forename type="first">C</forename><surname>Sánchez-López</surname></persName>
		</author>
	</analytic>
	<monogr>
		<title level="j">International Journal of Bifurcations and Chaos</title>
		<imprint>
			<biblScope unit="volume">19</biblScope>
			<biblScope unit="issue">12</biblScope>
			<date type="published" when="2009">2009</date>
		</imprint>
	</monogr>
</biblStruct>

<biblStruct xml:id="b6">
	<analytic>
		<title level="a" type="main">A simple rail-to-rail cmos voltage follower</title>
		<author>
			<persName><forename type="first">V</forename><surname>Kasemsuwan</surname></persName>
		</author>
		<author>
			<persName><forename type="first">W</forename><surname>Nakhlo</surname></persName>
		</author>
	</analytic>
	<monogr>
		<title level="j">Microelectronics International</title>
		<imprint>
			<biblScope unit="volume">26</biblScope>
			<biblScope unit="issue">1</biblScope>
			<biblScope unit="page" from="17" to="21" />
			<date type="published" when="2009">2009</date>
		</imprint>
	</monogr>
</biblStruct>

<biblStruct xml:id="b7">
	<analytic>
		<title level="a" type="main">Simulation-based optimization of UGCs performances</title>
		<author>
			<persName><forename type="first">I</forename><surname>Guerra-Gómez</surname></persName>
		</author>
		<author>
			<persName><forename type="first">E</forename><surname>Tlelo-Cuautle</surname></persName>
		</author>
		<author>
			<persName><forename type="first">P</forename><surname>Li</surname></persName>
		</author>
		<author>
			<persName><forename type="first">G</forename><surname>Gielen</surname></persName>
		</author>
	</analytic>
	<monogr>
		<title level="m">IEEE Int. Caribbean Conference on Devices, Circuits and Systems</title>
				<meeting><address><addrLine>Cancun</addrLine></address></meeting>
		<imprint>
			<date type="published" when="2008">2008</date>
			<biblScope unit="page" from="1" to="4" />
		</imprint>
	</monogr>
</biblStruct>

<biblStruct xml:id="b8">
	<analytic>
		<title level="a" type="main">Synthesis of Analog Circuits by Genetic Algorithms and their Optimization by Particle Swarm Optimization</title>
		<author>
			<persName><forename type="first">E</forename><surname>Tlelo-Cuautle</surname></persName>
		</author>
		<author>
			<persName><forename type="first">I</forename><surname>Guerra-Gómez</surname></persName>
		</author>
		<author>
			<persName><forename type="first">C</forename><forename type="middle">A</forename><surname>Reyes-García</surname></persName>
		</author>
		<author>
			<persName><forename type="first">M</forename><forename type="middle">A</forename><surname>Duarte-Villaseñor</surname></persName>
		</author>
		<idno type="DOI">10.4018/978-1-60566-798-0.ch008</idno>
	</analytic>
	<monogr>
		<title level="m">Intelligent Systems for Automated Learning and Adaptation: Emerging Trends and Applications</title>
				<editor>
			<persName><forename type="first">Raymond</forename><surname>Chiong</surname></persName>
		</editor>
		<imprint>
			<publisher>IGI Global</publisher>
			<date type="published" when="2010">2010</date>
			<biblScope unit="page" from="173" to="192" />
		</imprint>
	</monogr>
</biblStruct>

<biblStruct xml:id="b9">
	<analytic>
		<title level="a" type="main">Pareto optimization of analog circuits considering variability</title>
		<author>
			<persName><forename type="first">H</forename><surname>Graeb</surname></persName>
		</author>
		<author>
			<persName><forename type="first">D</forename><surname>Mueller</surname></persName>
		</author>
		<author>
			<persName><forename type="first">U</forename><surname>Schlichtmann</surname></persName>
		</author>
	</analytic>
	<monogr>
		<title level="j">ECCTD</title>
		<imprint>
			<biblScope unit="page" from="28" to="31" />
			<date type="published" when="2007">2007</date>
		</imprint>
	</monogr>
</biblStruct>

<biblStruct xml:id="b10">
	<monogr>
		<title level="m" type="main">Computer-Aided Design of Analog Integrated Circuits and Systems</title>
		<author>
			<persName><forename type="first">R</forename><forename type="middle">A</forename><surname>Rutenbar</surname></persName>
		</author>
		<author>
			<persName><forename type="first">G</forename><forename type="middle">G E</forename><surname>Gielen</surname></persName>
		</author>
		<author>
			<persName><forename type="first">B</forename><forename type="middle">A</forename><surname>Antao</surname></persName>
		</author>
		<imprint>
			<date type="published" when="2002">2002</date>
			<publisher>IEEE Press</publisher>
		</imprint>
	</monogr>
</biblStruct>

<biblStruct xml:id="b11">
	<analytic>
		<title level="a" type="main">Hierarchical modeling, optimization, and synthesis for system-level analog and RF designs</title>
		<author>
			<persName><forename type="first">R</forename><forename type="middle">A</forename><surname>Rutenbar</surname></persName>
		</author>
		<author>
			<persName><forename type="first">G</forename><forename type="middle">G E</forename><surname>Gielen</surname></persName>
		</author>
		<author>
			<persName><forename type="first">J</forename><surname>Roychowdhury</surname></persName>
		</author>
	</analytic>
	<monogr>
		<title level="m">Proceedings of the IEEE</title>
				<meeting>the IEEE</meeting>
		<imprint>
			<date type="published" when="2007">2007</date>
			<biblScope unit="volume">95</biblScope>
			<biblScope unit="page" from="640" to="669" />
		</imprint>
	</monogr>
</biblStruct>

<biblStruct xml:id="b12">
	<monogr>
		<title level="m" type="main">Fuzzy Logic with engineering applications</title>
		<author>
			<persName><forename type="first">T</forename><forename type="middle">J</forename><surname>Ross</surname></persName>
		</author>
		<imprint>
			<date type="published" when="2004">2004</date>
			<publisher>John Wiley&amp;Sons</publisher>
		</imprint>
	</monogr>
</biblStruct>

<biblStruct xml:id="b13">
	<analytic>
		<title level="a" type="main">Computing optimum sizes of a voltage follower using fuzzy sets</title>
		<author>
			<persName><forename type="first">S</forename><surname>Polanco-Martagón</surname></persName>
		</author>
		<author>
			<persName><forename type="first">G</forename><surname>Flores-Becerra</surname></persName>
		</author>
		<author>
			<persName><forename type="first">E</forename><surname>Tlelo-Cuautle</surname></persName>
		</author>
	</analytic>
	<monogr>
		<title level="j">IEEE MWSCAS</title>
		<imprint>
			<biblScope unit="page" from="216" to="219" />
			<date type="published" when="2009">2009</date>
		</imprint>
	</monogr>
</biblStruct>

<biblStruct xml:id="b14">
	<analytic>
		<title level="a" type="main">Fuzzy-Set Based Approach to Compute Optimum Sizes of Voltage Followers</title>
		<author>
			<persName><forename type="first">S</forename><surname>Polanco-Martagón</surname></persName>
		</author>
		<author>
			<persName><forename type="first">G</forename><surname>Flores-Becerra</surname></persName>
		</author>
		<author>
			<persName><forename type="first">E</forename><surname>Tlelo-Cuautle</surname></persName>
		</author>
	</analytic>
	<monogr>
		<title level="j">IEEE ICECS</title>
		<imprint>
			<date type="published" when="2009-12">December (2009</date>
		</imprint>
	</monogr>
</biblStruct>

				</listBibl>
			</div>
		</back>
	</text>
</TEI>
