<?xml version="1.0" encoding="UTF-8"?>
<TEI xml:space="preserve" xmlns="http://www.tei-c.org/ns/1.0" 
xmlns:xsi="http://www.w3.org/2001/XMLSchema-instance" 
xsi:schemaLocation="http://www.tei-c.org/ns/1.0 https://raw.githubusercontent.com/kermitt2/grobid/master/grobid-home/schemas/xsd/Grobid.xsd"
 xmlns:xlink="http://www.w3.org/1999/xlink">
	<teiHeader xml:lang="en">
		<fileDesc>
			<titleStmt>
				<title level="a" type="main"></title>
			</titleStmt>
			<publicationStmt>
				<publisher/>
				<availability status="unknown"><licence/></availability>
			</publicationStmt>
			<sourceDesc>
				<biblStruct>
					<analytic>
					</analytic>
					<monogr>
						<imprint>
							<date/>
						</imprint>
					</monogr>
					<idno type="MD5">A7B66C8650446B4788D378B2D650FBAD</idno>
				</biblStruct>
			</sourceDesc>
		</fileDesc>
		<encodingDesc>
			<appInfo>
				<application version="0.7.2" ident="GROBID" when="2023-03-24T10:42+0000">
					<desc>GROBID - A machine learning software for extracting information from scholarly documents</desc>
					<ref target="https://github.com/kermitt2/grobid"/>
				</application>
			</appInfo>
		</encodingDesc>
		<profileDesc>
			<abstract/>
		</profileDesc>
	</teiHeader>
	<text xml:lang="en">
		<body>
<div xmlns="http://www.tei-c.org/ns/1.0"><head>Foreword</head><p>The development of embedded systems with real-time and other critical constraints raises distinctive problems. In particular, development teams have to make very specific architectural choices and handle key non-functional constraints related to, for example, realtime deadlines and to platform parameters like energy consumption or memory footprint.</p><p>The last few years have seen an increased interest in using model-based engineering (MBE) techniques to capture dedicated architectural and non-functional information in precise (and even formal) domain-specific models in a layered construction of systems. MBE techniques are interesting and promising for the following reasons: They allow to capture dedicated architectural and non-functional information in precise (and even formal) domain-specific models, and they support a layered construction of systems, in which the (platform independent) functional aspects are kept separate from architectural and non-functional (platform specific) aspects, where the final system is obtained by combining these aspects later using model transformations.</p><p>The objective of this workshop is to bring together researchers and practitioners interested in model-based engineering to explore the frontiers of architecting and construction of embedded systems. We are seeking contributions relating to this subject at different levels, from modelling languages and semantics to concrete application experiments, from model analysis techniques to model-based implementation and deployment. Given the criticality of the application domain, we particularly focus on model-based approaches yielding efficient and provably correct designs. Concerning models and languages, we welcome contributions presenting novel modelling approaches as well as contributions evaluating existing ones. The workshop targets in particular:</p><p>• Architecture description languages (ADLs). Architecture models are crucial elements in system and software development, as they capture the earliest decisions which have a huge impact on the realization of the (non-functional) requirements, the remaining development of the system or software, and its deployment. We are particularly interested in examining: o Position of ADLs in an MDE approach; o Relations between architecture models and other types of models used during requirement engineering (e.g., SysML, EAST-ADL, AADL), design (e.g., UML), etc.; o Techniques for deriving architecture models from requirements, and deriving high-level design models from architecture models; o Verification and early validation using architecture models.</p><p>• Domain specific design and implementation languages. To achieve the high confidence levels required for critical embedded systems through analytical methods, in practice languages with particularly well-behaved semantics are often used, such as synchronous languages and models (Lustre/SCADE, Signal/Polychrony, Esterel), super-synchronous models (TTA, Giotto), scheduling-friendly models (HRT-UML, Ada Ravenscar), or the like. We are interested in examining the model-oriented counterparts of such languages, together with the related analysis and development methods.</p><p>• Languages for capturing non-functional constraints (MARTE, AADL, OMEGA, etc.)</p><p>• Component languages and system description languages (SysML, MARTE, EAST-ADL, AADL, BIP, FRACTAL, Ptolemy, etc.).</p><p>We accepted 11 papers for the workshop from 10 different countries: 6 full papers and 5 position papers. We hope that the contributions for the workshop and the discussions during the workshop will help to contribute and provide interesting new insights in Model Based Architecting and Construction of Embedded Systems.</p><p>The ACES MB 2010 organising committee, Stefan Van Baelen, Ileana Ober, Huascar Espinoza, Thomas Weigert, Iulian Ober, Sébastien Gérard.</p><p>The ACES MB 2010 steering committee, Mamoun Filali, Susanne Graf. September 2010.</p></div><figure xmlns="http://www.tei-c.org/ns/1.0" type="table" xml:id="tab_1"><head>Table of Contents</head><label>of</label><figDesc></figDesc><table /></figure>
<figure xmlns="http://www.tei-c.org/ns/1.0" type="table" xml:id="tab_2"><head>Table of Contents</head><label>of</label><figDesc>.....................................................................................................................................3 Foreword ..................................................................................................................................................5 Acknowledgments ...................................................................................................................................7</figDesc><table /></figure>
<figure xmlns="http://www.tei-c.org/ns/1.0" type="table" xml:id="tab_3"><head>Invited Talk -Using Metaheuristic Search for the Analysis and Verification of UML Models</head><label></label><figDesc></figDesc><table><row><cell>Lionel C. Briand (Simula Research Laboratory &amp; University of Oslo, Norway) ....................................9</cell></row></table></figure>
<figure xmlns="http://www.tei-c.org/ns/1.0" type="table" xml:id="tab_4"><head>Mapping the MARTE UML Profile to AADL Skander</head><label></label><figDesc>Turki, Eric Senn and Dominique Blouin (Université de Bretagne-Sud, France) ...................</figDesc><table /></figure>
<figure xmlns="http://www.tei-c.org/ns/1.0" type="table" xml:id="tab_5"><head>11 A Time-Centric Model for Cyber-Physical Applications John</head><label></label><figDesc>C. Eidson, Edward A. Lee, Slobodan Matic, Sanjit A. Seshia and Jia Zou (University of California at Berkeley, USA) ...............................................................................................................................</figDesc><table /></figure>
<figure xmlns="http://www.tei-c.org/ns/1.0" type="table" xml:id="tab_6"><head>21 From Interaction Overview Diagrams to Temporal Logic Luciano</head><label></label><figDesc></figDesc><table /><note>Baresi, Angelo Morzenti, Alfredo Motta and Matteo Rossi (Politecnico di Milano, Italy) .. 37 Virtual Verification of System Designs against System Requirements Wladimir Schamai (EADS Innovation Works, Germany), Philipp Helle (EADS Innovation Works, UK), Peter Fritzson (Linköping University, Sweden) and Christiaan J.J. Paredis (Georgia Institute of Technology, USA) .............................................................................................................................. 53 Approach for Iterative Validation of Automotive Embedded Systems Gereon Weiss, Marc Zeller, Dirk Eilers and Rudi Knorr (Fraunhofer ESK, Germany) .......................</note></figure>
<figure xmlns="http://www.tei-c.org/ns/1.0" type="table" xml:id="tab_7"><head>69 Model Maturity Levels for Embedded Systems Development, or: Working with Warnings Martin</head><label></label><figDesc></figDesc><table /><note>Groβe-Rhode (Fraunhofer ISST, Germany) ...........................................................................</note></figure>
<figure xmlns="http://www.tei-c.org/ns/1.0" type="table" xml:id="tab_8"><head>85 Towards a Systematic Approach for Software Synthesis Hamid</head><label></label><figDesc></figDesc><table /><note>Bagheri and Kevin Sullivan (University of Virginia, USA) .....................................................</note></figure>
<figure xmlns="http://www.tei-c.org/ns/1.0" type="table" xml:id="tab_9"><head>101 Toward Mega Models for Maintaining Timing Properties of Automotive Systems Stefan</head><label></label><figDesc></figDesc><table /><note>Neumann and Andreas Seibel (University of Potsdam, Germany) ...................................... 107 A Transformation-</note></figure>
<figure xmlns="http://www.tei-c.org/ns/1.0" type="table" xml:id="tab_10"><head>based Model of Evolutionary Architecting for Embedded System Product Lines Jakob</head><label></label><figDesc>Axelsson (Mälardalen University, Sweden) ...........................................................................</figDesc><table /></figure>
<figure xmlns="http://www.tei-c.org/ns/1.0" type="table" xml:id="tab_11"><head>113 Identifying Features for Ground Vehicles Software Product Lines by Means of Annotated Models</head><label></label><figDesc>Valter V. de Camargo and Rosângela A. D. Penteado (UFSCar, Brazil) ..........</figDesc><table><row><cell>Rafael S. Durelli, Daniel B. F. Conrado (UFSCAR, Brazil), Ricardo A. Ramos (UNIVASF, Brazil), Oscar L.</cell></row><row><cell>Pastor (UPV, Spain),</cell></row></table></figure>
<figure xmlns="http://www.tei-c.org/ns/1.0" type="table" xml:id="tab_12"><head>119 Product Line Development using Multiple Domain Specific Languages in Embedded Systems Susumu</head><label></label><figDesc></figDesc><table /><note>Tokumoto (Fujitsu Laboratories Limited, Japan) ................................................................... 125</note></figure>
		</body>
		<back>

			<div type="acknowledgement">
<div xmlns="http://www.tei-c.org/ns/1.0"><head>Acknowledgments</head><p>The Organising Committee of ACES MB 2010 would like to thank the workshop Programme Committee for their helpful reviews. Nicolas Belloir (LIUPPA, France) Jean-Michel Bruel (IRIT, France) Agusti Canals (CS-SI, France) Daniela Cancila (Sherpa Engineering, France) Arnaud Cuccuru (CEA-LIST/LISE, France) Huascar Espinoza (ESI Tecnalia, Spain) Jean-Marie Farines (UFSC, Brasil) Peter Feiler (SEI, USA) Mamoun Filali (IRIT, France) Robert France (CSU, USA) Sébastien Gérard (CEA LIST/LISE, France) Susanne Graf (VERIMAG, France) Bruce Lewis (US Army, USA) Ileana Ober (IRIT, France) Iulian Ober (IRIT, France) Isabelle Perseil (Telecom ParisTech, France) Dorina Petriu (Carleton University, Canada) Andreas Prinz (University of Agder, Norway) Bernhard Rumpe (RWTH Aachen, Germany) Douglas C. Schmidt (Vanderbilt University, USA) Bran Selic (Malina Software, Canada) Jean-Bernard Stefani (INRIA Rhône-Alpes, France) Martin Törngren (KTH, Sweden) Stefan Van Baelen (K.U.Leuven DistriNet, Belgium) Tullio Vardanega (University of Padua, Italy) Eugenio Villar (Universidad de Cantabria, Spain) Thomas Weigert (Missouri S&amp;T, USA) Tim Weilkiens (OOSE, Germany) Sergio Yovine (VERIMAG, France)</p></div>
			</div>

			<div type="annex">
<div xmlns="http://www.tei-c.org/ns/1.0"><p>This workshop is organised as an event in the context of </p></div>			</div>
			<div type="references">

				<listBibl/>
			</div>
		</back>
	</text>
</TEI>
